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Abstract 
The core of this thesis is a thorough investigation of the scaling properties of 
conventional nano-CMOS MOSFETs, their physical and operational limitations and 
intrinsic parameter fluctuations. To support this investigation a well calibrated 35 nm 
physical gate length real MOSFET fabricated by Toshiba was used as a reference 
transistor. Prior to the start of scaling to shorter channel lengths, the simulators were 
calibrated against the experimentally measured characteristics of the reference device. 
Comprehensive numerical simulators were then used for designing the next five 
generations of transistors that correspond to the technology nodes of the latest 
International Technology Roadmap for Semiconductors (lTRS). 
The scaling of field effect transistors is one of the most widely studied concepts 
in semiconductor technology. The emphases of such studies have varied over the years, 
being dictated by the dominant issues faced by the microelectronics industry. The 
research presented in this thesis is focused on the present state of the scaling of 
conventional MOSFETs and its projections during the next 15 years. 
The electrical properties of conventional MOSFETs; threshold voltage (VT), 
subthreshold slope (S) and on-off currents (lon, Ioffi ), which are scaled to channel lengths 
of 35, 25, 18, 13, and 9 nm have been investigated. In addition, the channel doping 
profile and the corresponding carrier mobility in each generation of transistors have also 
been studied and compared. The concern of limited solid solubility of dopants in silicon 
is also addressed along with the problem of high channel doping concentrations in 
scaled devices. 
The other important issue associated with the scaling of conventional MOSFETs 
are the intrinsic parameter fluctuations (IPF) due to discrete random dopants in the 
inversion layer and the effects of gate Line Edge Roughness (LER). The variations of 
the three important MOSFET parameters (loff, VT and Ion), induced by random discrete 
dopants and LER have been comprehensively studied in the thesis. 
Finally, one of the promising emerging CMOS transistor architectures, the Ultra 
Thin Body (UTB) SOl MOSFET, which is expected to replace the conventional 
MOSFET, has been investigated from the scaling point of view. 
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1 
Introduction 
Following their invention in 1947 at Bell Laboratories t [1.1J, transistors have 
since dominated the semiconductor market as the main component of electronic circuits. 
It is not an exaggeration to claim that the introduction of the transistor to electronic 
circuits allowed today's microelectronics systems, computer technology, 
telecommunications, space exploration, and modem scientific research in general [1.2J. 
About a decade following the invention of the transistor, the development of 
integrated circuits (IC) opened up a new era for transistor applications in electronic 
circuits [1.3J [1.4J [1.5J. Since the first ICs, the market has continued to demand greater 
and greater functionality per package component. Industry is striving to satiate this 
demand by increasing the number of transistors on a chip. Naturally, however, at the 
same time industry insists on keeping the cost of production to a minimum. 
The scaling down of transistors is widely regarded as the best way to meet the 
growing demand for a high volume of transistors integrated into a single chip. The idea 
of scaling conventional transistors [1.6J, which is the main theme of this research, then 
gathered apace to revolutionize the advancement of the microelectronics industry. 
This introduction discusses the motivation, problems and main objectives of the 
research presented in the thesis. It also outlines the overall structure of the thesis. 
t Three scientists, William Shockley, Walter Brattain and John Bardeen, are credited for the invention of 
the transistor at Bell Laboratory in 1945 and all three received Nobel price for their contribution to 
physics. 
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1.1 Motivation and description of the problems 
One of the important growth drivers for the semiconductor industry is the 
shrinking of transistors to smaller dimensions. The reduction of transistor size increases 
performance. System performance and functionality increases as the density of 
transistors which can be integrated onto a single chip increases. At the same time 
switching speed increases inversely proportionally with gate length (Lg), allowing faster 
circuit operation [1. 7]. Another benefit of scaling transistors is the reduction in 
manufacturing costs per device. 
Despite the challenges and difficulties regarding MOSFET miniaturisation, 
scaling still continues to dominate semiconductor research and development 
programmes. However, problems limiting the scaling of conventional MOSFETs 
continue to challenge. These limitations and the corresponding technological challenges 
are currently dictating a shift of research from conventional MOSFET to alternative 
devices. 
According to the International Technology Roadmap for Semiconductors 
(ITRS), if Moore's law [1.8] is maintained the microelectronics industry expects the 
mass production of 7 nm physical gate length transistors in twelve to fifteen years' time. 
Realization of such atomic scale transistors is technologically challenging, if not 
unattainable. To reach this level of miniaturisation will require an enormous amount of 
research and resources. So far, the semiconductor industry has pursued a traditional 
performance trajectory [1.9]. However, keeping to this tradition by using conventional 
ways of scaling is a monumental task as we approach 'decananometre' (tens of 
nanometres) channel devices. 
Unfortunately, the scaling of conventional MOSFETs is fast approaching its 
zenith [1.10]; there are some fundamental physical and material limitations that hinder 
the progress of scaling. Some of these fundamental problems are, for example: short 
channel effects, unacceptably high off-state currents which induce a high (static) power 
dissipation, lack of performance and intrinsic parameter fluctuations. The challenges of 
keeping to the present scaling trends for conventional MOSFETs and the increasing 
interest in alternative transistor architectures are the main motivations of this research 
work. 
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1.2 Research objectives 
The first major objective of this research is by using commercial process and 
device Technology Computer Aided Design (TCAD) tools, to design well scaled 
conventional MOSFETs with gate lengths* of 35, 25, 18, 13, and 9 nm, corresponding 
to the 90, 65, 45, 32, and 22 nm technology nodes respectively and to study in detail 
their electrical properties. 
The scaling is based on a real state of the art 35 nm MOSFET, which has been 
used to guide the design of the scaled devices under study. The simulation tools have 
been appropriately calibrated in respect of this benchmark device. The study of the 
scaled devices aims to further enhance the qualitative and quantitative understanding of 
the main factors limiting the scaling of conventional CMOS in accordance with the 
requirements of the latest ITRS. A comprehensive investigation of the electrical 
characteristics and parameters of the scaled devices should lead to a more detailed 
understanding of the problems of scaling. The better understanding leads to possible 
solutions for the challenges which the semiconductor industry faces, up to and beyond 
the end of the ITRS in 2018. This work also tries to contribute answers to common 
questions asked by researchers and technologists, such as: "are we near the end of the 
'classic' scaling pattern? When will it end and how? Can we go beyond ITRS's present 
predictions of scaling? Do we really need new device architectures? If so how far can 
we go with them?" 
The second major objective of this research is to investigate how far intrinsic 
parameter fluctuations affect the characteristics and the integration of the advanced 
MOSFETs. This was done by employing 3-D atomistic device simulation software 
* It is important to note that the gate length mentioned above and frequently used throughout this 
thesis correspond to the "physical gate" length rather than the "printed gate" lengths or channel length 
(effective channel length). According to the definitions given in the latest ITRS 2003 edition, printed gate 
length refers to the requirements by the semiconductor industry "as-printed" in photo resist prior to 
etching. On the other hand, the physical gate length ("as etched in polysilicon") may be reduced from the 
"as-printed" dimension as a result of etching process. Since this work is mainly interested on high 
performance devices which derive the miniaturization of transistors, the physical gate length has been 
considered as a minimum feature size during the scaling. 
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[1.11] developed by the Device Modelling Group at the University of Glasgow. In 
essence, one is trying to answer the following questions: How can the effects of 
fluctuations be suppressed and by what means? Can we predict the extent to which 
intrinsic fluctuations hamper the progress of conventional MOSF:::T scaling? Based on 
the analysis of the information and data obtained from computer simulation and 
experimental results, an attempt has been made to find solutions to circumvent these 
problems. 
1.2 Thesis outline 
The thesis is divided into seven chapters of which three chapters (chapters 4, 5, 
and 6) contain simulation results and discussions. Chapters 2 and 3 contain back-ground 
information and a description of the simulation methodology developed and used to 
perform the research task. In the following sections, a condensed summary of each 
chapter is given. 
Chapter 2 introduces Moore's law, the International Technology Roadmap for 
Semiconductors (ITRS) [1.12] and the scaling concepts of conventional MOSFETs. The 
emphasis is placed on the projected miniaturisation of MOSFETs according to the 
requirements and the technology nodes of the present ITRS edition. The chapter starts 
by reviewing Moore's law from a historical and economic perspective and its 
contribution to the advancement of the semiconductor industry. The discussion expands 
to the driving role of the ITRS in relation to device scaling and the complimentary 
relationships between Moore's law and the ITRS. 
The two main approaches to scaling are then described, namely the constant 
field scaling and the generalised scaling rules. The fundamental limitations to 
conventional MOSFET scaling are also discussed in conjunction with these two 
approaches. The final section of Chapter 2 gives historical insights into the evolutionary 
development of field effect transistors (PETs) and looks at possible future directions, 
through a review of the present state of MOSFETs and the semiconductor industry. 
Chapter 3 focuses mainly on the methods employed in this research. This 
includes the systematic calibration, simulation, modelling, and scaling of conventional 
MOSFET devices. The process and device simulation techniques, which have been used 
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to calibrate and simulate the Toshiba 35 nm MOSFET, are explained in detail. The 
different models employed and their specific parameters are explained in detail. 
The results and discussions on the calibration, scaling and simulation of the 
scaled devices are presented in chapter four. The device structure:: of both the nand p_ 
channel real 35 nm MOSFETs are described. This is followed by a description of the 
structure and the comparative characterisation of the scaled devices with 25,18, 13, and 
9 nm channel lengths. Additionally, the carrier mobility in the 35 nm and scaled 
transistors is studied in conjunction with the electric fields and doping concentrations at 
the Si/SiOz interface. 
One of the major limiting factors of conventional MOSFET scaling are the 
intrinsic parameter fluctuations resulting from the position and number of random 
discrete dopants in the active region of the transistor or from gate line edge roughness. 
The statistical investigation of the impact of both the discrete random dopants and gate 
line edge roughness on the performances of 35 nm and scaled (25, 18, 13, and 9 nm) 
MOSFETs are presented in chapter 5. 
There is a general consensus that the scaling of conventional MOSFET is 
nearing its end. It is important that the semiconductor industry looks for new 
technologies and device architectures. One of the promising emerging devices is the 
Ultra Thin Body (UTB) SOl PET. In the course of this research we have investigated 
the electrical properties of UTB SOl PETs under different scaling scenarios, which 
correspond to the 32 nm and 22 nm technology nodes. Chapter 6 presents the results of 
the scaling of these Ultra-Thin Body SOl FETs. 
Finally, Chapter 7 of this thesis presents a summary of the main findings of the 
PhD research. In addition to the concluding remarks some suggestions for future 
research work are also outlined, highlighting some of the important research areas 
which may offer further insight into the simulation understanding and design of 
decananometre MOSPETs. 
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2 
The scaling of MOSFETs, Moore's law, and ITRS 
For the last three decades, the microelectronic industry has benefited 
enormously from the MOSFET miniaturization. The shrinking of transistors to 
dimensions below 100 nm enables hundreds of millions transistors to be placed on a 
single chip. The increased functionality and reduced cost of large variety of integrated 
circuits and systems has brought its own benefit to the end users and above all the 
semiconductor industry. A low cost of manufacturing, increased speed of data transfer, 
computer processing power and the ability to accomplish multiple tasks simultaneously 
are some of the major advantages gained as a result of transistor scaling. 
This chapter has four main sections. The first section deals with the Moore's law 
and its impact on the overall development of semiconductor technology and on 
MOSFET scaling in particular. Then the contributions made by the International 
Technology Roadmap for Semiconductors (ITRS) to the advancement of 
microelectronics technology from the MOSFET point of view are briefly discussed. At 
the same time the influence of the ITRS on the current priorities and directions related 
to the scaling of transistors will be discussed. 
Section two describes the two basic forms of scaling considered by industry and 
research communities. Some of the fundamental limitations that that will eventually 
limit the scaling of conventional MOSFETs are examined in section three. The chapter 
ends with a summary presented in section four. 
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2.1 The impact of Moore's law and ITRS on device scaling 
Moore's 'law' and the ITRS have been complimenting each other since the first 
edition of the roadmap in the early 90's. The former has been cast as a law from 
engineering observation made by G. Moore in the mid sixties [2:1]. It was initially a 
forecast on the number of transistors that can be integrated into a microchip for the next 
ten years (1965-1975), but the trend remained almost unchanged over the next three 
decades. The ITRS on the other hand is a comprehensive guide that enables the 
semiconductor industry to transform this observation into reality. At this stage, 
however, one has to be careful when interpreting "Moore's law", as a physical or 
mathematical law. Despite the efforts made by Meindle [2.2] to formulate the "compact 
mathematical formulation of the Moore's law" (N = F-2 D2 PE where N is the number of 
transistors per chip, F is the minimum feature size, D is the chip area, and PE is 
transistor packaging efficiency measured per minimum feature area), it remains simply 
an empirical observation on the rate of growth of semiconductor technology [2.3] 
originating from the forecast depicted inset to figure 2: 1. Therefore, in order to clarify 
its role on the growth of semiconductor industry, in the following sub sections Moore's 
law is discussed briefly together with the ITRS mainly from the MOSFET scaling point 
of view. 
2.1.1 Moore's Law 
Back in time when Gordon Moore published his article, "Cramming more 
components onto integrated circuits" in 1965 [2: 1], he was probably not aware of its 
impact on the remarkable progress of semiconductor technology in the years to come. In 
this publication he made an observation that it will be possible to integrate 6.5 x 104 
components into a single chip by 1975, provided that the number of active transistor per 
chip doubled roughly every year. As illustrated in figure 2: 1 the advances of the 
semiconductor technology have been able to follow this predicted trend. 
When G. Moore made his prediction, the number of transistors in a single chip 
was roughly 32 and today there are approximately half a billion transistors integrated on 
a single microprocessor (figure 2:1). This phenomenal growth has demonstrated how 
The scaling of MOSFETs, Moore's law, and ITRS Chapter 2 
visionary his prediction was, and how vital has it been to the technology enabling the 
shrinking of individual transistors. The scaling of MOSFETs, which are the key 
components in digital technology, has revolutionized the semiconductor industry and 
has also enabled the realization of the immensely complex device;) and systems we rely 
on at present. 
Although the "Moore's law" has been interpreted differently at the different 
stages of the semiconductor technology industry's development, the formulation that 
has been accepted as a general consensus states that: "the number of components per 
chip doubles every 18 months" [2.4]. Note that the original assumption made by Moore, 
according to the inset in figure 2.1, was that the number of components per chip will be 
doubled every 12 months. Indeed the originally stated rate of development was 
maintained in the seventies, as shown by Moore himself in 1975 [2.5], and continued to 
the early eighties. The present 18 months period of doubling of the chip components is a 
modification in line with the past and present (2003) ITRS editions and the real state of 
the industry. 
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available processor and the outlook towards a billion transistors in a single processor due in year 2007 
(Intel). The inset graph: Projection made by Moore on his original paper on the number of components 
per integrated device [2.1] 
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2.1.2 Implication of Moore's law 
Moore's law has had various implications on :~~e microelectronics 
manufacturing industry and user applications in general over the last 30 years. As a 
result, increasing functionality [2.6], cost per function reduction, and better 
performance, have all been achieved for every new generation of integrated circuits. 
According to the ITRS, the functionality is defined as the number of bits in a 
DRAM chip or the number of logic transistors in a microprocessor unit. With the 
integration of more individual components in a single chip the functionality per chip 
increases (figure 2:2) together with the increase in the density of functions 
(functions/area). The increase in functionality minimizes the delay of data flow that 
occurs due to the isolation of individual functions on separately integrated systems 
[2.7]. More functionality also means an increase in overall physical density of useable 
transistors per total chip area. Figure 2:2 shows according to the ITRS, that in both the 
near-term (2003-2009) and the long-term (20010-2018) functionality will be increasing 
by roughly 100% in every technology nodes. 
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The second important feature associated with the Moore's law is cost. It is a 
general rule that the goal of every manufacturing community is maximizing the profit 
while minimizing the cost of production. The electronics industry is not unique in this. 
In fact the primary implication of the Moore's law is the reduction of manufacturing 
cost per function and at the same time to increase the functionality per chip. As it can be 
seen from figure 2:2 the reduction in cost-per-function according to the latest ITRS 
edition, is roughly 50% in about two years. 
The third important implication of Moore's law is the performance factor. 
Performance in general can be measured, for example, by the speed of typical 
microprocessors. Figure 2:3 shows the increasing speed and density of present and 
future generations of technology nodes. The off-chip frequency is the maximum input 
and output signal frequency to board peripheral buses of high performance devices 
[2.4]. The off-chip frequency is increasing faster than the on-chip local frequency near 
the end of the current edition of the ITRS. 
-0- On-Chip (local) frequency -8-Transistors in SRAM 
--6- Off-Chip frequency -tt-Transistors in Logic 
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Figure 2:3 The technology trends of on-chip local clock, off-chip frequency, chip density in SRAM and 
Logic gats (transistors per cm2). ITRS 2004 Edition 
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In general the frequency is related to the speed of switching of the individual 
and simple logic components determined by CMOS transistors which is inversely 
proportional to the delay time that takes to propagate signal through the inverter. The 
inverter delay time fonnulated as [2.8]: 
(2.1) 
Where lint is the inverter delay time, Rsw is the switching resistance, C in input 
capacitance, Cout the output capacitance, and in equation 2.2, Cgate is the gate 
capacitance. This inverter delay time can be used as approximation of the CMOS delay 
time which is calculated empirically as: [2.9] 
VDD r=Cgate -I dsat 
(2.2) 
According to the generalised scaling [2.10, 2.11], r is inversely proportional to the 
scaling factor, which allows faster circuit operations. Figure 2:2 also depicts the 
increase in the density of transistors in SRAM and Logic circuits. Density is inversely 
proportional to the total chip area (l/A). Therefore, density will increase by K as a 
result of scaling, where K::::..fi is the scaling constant (see section 2.1.4). 
2.1.3 The International Technology Roadmap for Semiconductors 
The technology roadmap is an ambitious document widely used as a guiding 
reference for advanced semiconductor device research and manufacturing purposes. The 
latest edition (2003) t of international technology roadmap for semiconductors (ITRS), 
updated in 2004, sets main objectives and targets to 2018. Based on research from the 
semiconductor industry and academia, the latest edition of the ITRS outlines the 
requirements and identifies the challenges which allow Moore's law to be maintained 
over the next 15 years. In addition to the challenges, it also outlines the possible 
solutions to some of the problems that the industry may face and highlights the specific 
areas that need urgent research. 
Overall, the roadmap has three major contributions. The first is to identify the 
needs and requirements to be met by technology solutions currently under development. 
The second is to recognize the existence of interim solutions for the medium tenn 
challenges and problems and their limitations at the present time. The third important 
t The latest ITRS edition of 2005 has been published after the completion of this thesis 
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contribution of ITRS is to identify the areas where there are "no known manufacturing 
solutions" customarily labelled as the "Red Brick Wall" - to induce the industry to 
concentrate on them strategically and focus research efforts in these areas. 
The ITRS is a comprehensive document with more than 6C:) pages, including the 
executive summary. It covers fifteen categories related to semiconductor industry and to 
basic research and development areas. One of the important sections expanded 
significantly in the latest edition ITRS is on the emerging research devices. It was 
organized with the aim of finding and building successful new device structures that can 
replace conventional MOSFETs. Although some of the listed structures are more of 
research type, the device structures such as fully depleted silicon on insulator (FD SOl) 
and the multiple gates architectures including the double gate MOSFETs and FinFETs 
are the promising candidates to replace mainstream device structures. 
Year of Production 2003 2004 2005 2006 2007 2008 2009 
Technology Node hp90 hp65 
DRAM ~ Pitch (nm) 100 90 80 70 65 57 50 
MPU/ASICMI ~Pitch(nm) 120 107 95 85 75 67 60 
MPU/ASIC Poli Si ~ Pitch (nm) 100 90 80 70 65 57 50 
MPU Printed Lg (nm) 65 53 45 40 35 32 28 
MPU Physical Lg (nm) 45 37 32 28 25 22 20 
Equivalent tox (nm) 1.3 1.2 1.1 1 0.9 0.8 0.8 
Vdd(HP) 1.2 1.2 1.1 1.1 1.1 1 1 
Off current, IOff [JlA/Jlm] 0.03 0.05 0.05 0.05 0.07 0.07 0.07 
Drive current, Ion [JlA/Jlm] 980 1110 1090 1170 1510 1530 1590 
HP NMOS intrinsic delay "C [ps] 1.2 0.95 0.86 0.75 0.64 0.54 0.48 
Relative intrinsic speed, 1/"C 1 1.26 1.39 1.6 1.86 2.2 2.49 
Logic gate delay [ps] 30.24 23.94 21.72 18.92 16.23 13.72 12.13 
DRAM cell size [Jlm2] 0.082 0.065 0.048 0.036 0.028 0.019 0.015 
SID extension Xj [nm] 24.8 20.4 17.6 15.4 13.8 8.8 8.0 
Table 2:1 The near term years (2003-2009) of selected overall roadmap technology characteristics that 
are required to continue the present scaling trends of conventional MOSFETs. Half pitch 90 and 65nm 
technology nodes are marked as hp90 and hp65 respectively. (ITRS 2003 edition) 
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However, not all of these categories and data are relevant to this research. 
Therefore, in this sub-section we only concentrate on the high performance devices, 
which are in the heart of this work. The summarised data of device dimensions and 
electrical parameters for high performance devices depicted in ~..tbles 2: 1 (near-term 
years) and 2:2 (long-term years) have been adopted as a guide for the scaling of the 35 
nm MOSFET described in chapter 4. 
The carefully calibrated 35 nm gate length MOSFETs manufactured by Toshiba 
[2.12]) were used as a basis for further scaling to gate lengths of 25, 18, 13, and 9 nm 
transistors. The overall calibration and scaling methodology and results are presented in 
chapter 3 and 4 respectively. The dimensions of the 35 nm MOSFET physical gate 
length used for this work are not characteristics of particular node on the ITRS 
roadmap. It's performance, Ion = 676J,tA/J,tm, IOff = 100nA at Vdd = 850mV and design 
parameters, tor 1.2 nm Xj = 20 nm are close to the 37 nm high performance device 
required for the 90 nm node and 80 nm technology generations. 
Year of Production 2010 2012 2013 2015 2016 2018 
Technology Node hp45 hp32 hp22 
DRAM Yz Pitch (nm) 45 35 32 25 22 18 
MPU/ASIC Ml ~ Pitch (nm) 54 42 38 30 27 21 
MPU/ASIC Poli Si ~ Pitch (nm) 45 35 32 25 22 18 
MPU Printed Lg (nm) 25 20 18 14 13 10 
MPU Physical Lg (nm) 18 14 13 10 9 7 
Equivalent tox (nm) 0.7 0.7 0.6 0.6 0.5 0.5 
Vdd (HP) (V) 1 0.9 0.9 0.8 0.8 0.5 
Off current, Ioff [JlA/Jlm] 0.1 0.1 0.3 0.3 0.5 0.5 
Drive Current, Ion [JlA/Jlm] 1900 1790 2050 2110 2400 2190 
HP NMOS intrinsic delay -c[ps] 0039 OJ 0.26 0.18 0.15 0.11 
Relative intrinsic speed, 1/-c 3.06 4.05 4.64 6.8 8.08 10.77 
Logic gate delay [ps] 9.88 7.47 6.55 4.45 3.74 2.81 
DRAM cell size [Jlm2] 0.1222 0.0077 0.0061 0.0038 0.0025 0.0016 
SID extension depth Xj [nm] * 7.2 11.2 10.4 8.0 7.2 5.1 
Table 2:2 The long - term years (2010-2018) 
* The extension depth (x) is calculated with the assumption of introducing new device structures beyond 
year 2007, like fully de;leted SOl and multi gate device structures. (ITRS 2003 edition) 
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Although the electronics industry prefers to continue as long as possible with the 
scaling of conventional MOSFETs, there is "Red Brick Wall" to this process unless 
there is a major technological breakthrough. High channel doping, which degrades the 
device performance, and ultra thin gate oxides, which introdu('~ unacceptable gate 
leakage, are likely to prompt a replacement to conventional MOSFETs somewhere 
beyond the 65nm technology node. Among the replacement candidates are, for example, 
ultra-thin body SOl and multiple gate devices complimented by the introduction of 
strained silicon in the channel region to enhance the carrier mobility, and high 
permittivity materials in the gate stack in order to suppress gate leakage. Some of the 
critical scaling limitation factors will be examined more closely in the next sections of 
this chapter. 
2.1.4 The scaling factors and technology trends 
The scaling factor of K:::::.fi, related to a 70% size reduction of the major 
technology nodes every two years, has been adapted for the linear scaling of device 
dimensions in this work. The other scaling constant, a for the electric field and 
potential used in the generalised scaling scenario [2: 10] is not specified on the road 
map. However, it can be calculated from the supply voltages (Vdd), which are specified 
in the roadmap for corresponding feature sizes and the linear scaling factor K as: 
a VI 
VI=-V~a=K-
K V (2.3) 
V' is the new supply voltage given in the technology roadmap and V is the supply 
voltage of the previous generation. It should be noted that in some papers [2.13], the 
linear scaling factor has been decomposed to separate dimensional scaling parameters in 
the so called "selective scaling case", which introduces different values for vertical, 
horizontal, and lateral dimensions multipliers. However, in this work, the generalized 
scaling rule has been adopted as a principal guiding rule for device scaling. A review of 
the different scaling approaches is presented in the next section. 
Unlike the previous editions of ITRS, no prediction of the technology 
acceleration has been made in its latest edition (lTRS'03). Also, as illustrated in figure 
2.4, in the last ITRS edition, the technology generations are predicted to shift from the 
present two-year cycle to a three-year cycle trend around 2007. The technology node 
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continued to be defined as 70% dimension reduction per node or approximately 50% 
reduction per two nodes. The "technology-node-cycle" is the period of time in which a 
new technology node is introduced. 
In addition to the scaling of the gate length, the oxide t!1ickness is another 
critical parameter, which has been aggressively scaled down in order to achieve a 
sufficient drive current and to control short channel effect. The later can be achieved by 
maintaining the electrostatic control of the channel potential by the gate. 
Figure 2:4 shows the technology half pitch (hp) and gate length trends adopted 
in the ITRS'03 edition. Beyond year 2007 the two year cycle delays by another year and 
is expected to be three years until the end the present roadmap projection time-line and 
probably beyond. The physical gate length is conventionally adapted as minimum 
feature size regarding the individual devices. 
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Figure 2:4 Technology half-pitch and gate length trends. 
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2.2 The scaling rules for conventional MOSFETs 
In the preceding sections the technology roadmap and the Moore's law have 
been discussed in order to examine their role in pursuing transistor scaling, and above 
all in highlighting scaling's unprecedented contributions to the enormous advance of 
semiconductor technology. Without the extraordinary miniaturization of transistors, it 
would be impossible to produce higher volumes of faster devices operating at lower 
power. Nobody in the semiconductor industry disputes this state of affairs. This section 
further introduces the theory and practice of the scaling process. It begins by reviewing 
some of the classic papers on the constant field and generalised device scaling rules, 
followed by detailed analysis of advantages and shortcomings of both rules. 
2.2.1 Constant field scaling 
Dennard at al. presented their pioneering research work on the scaling of 
MOSFET devices at the International Electron Device Meeting (IEDM) 1972 [2.14] and 
published a comprehensive paper on the scaling of MOS transistors in 1974 [2.15], from 
which the "constant field scaling" theory has emerged. The basic principle which they 
employ is that in order to increase the performance of a MOSFET we must reduce 
linearly the size of the transistor, together with the supply voltage, and increase the 
doping concentration in a way which keeps the electric field in the device constant -
hence the name "constant field scaling" (figure 2.5). 
Figure 2: 5 Illustration of MOSFET miniaturisation. The sketch on the right hand is the scaled device 
according to the constant field rule. (Reference [2.15]) 
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The scaling process is performed by a linear transformation of three design 
parameters (voltage, doping concentration, and physical dimensions) of a particular 
generation of transistor by the same scaling factor, K. The scaled down device will have 
a reduced voltage (V tid / K), vertical (10% and xi) and horizontal (~) dimensions, and 
an increased doping concentration (KNa ) as depicted in figure 2.5. Despite the change 
in those parameters, the intensity of the electric field (v I L = v'I L ') remains virtually 
unchanged since both the dimension and the supply voltage scale by the same ratio. 
Table 2.3 summarises the changes in device dimensions and circuit parameters 
as a result of both the constant field and the generalised scaling rules. Only the most 
important design and operational parameters are included in the table. The other 
quantities which are not given in table 2.3 can be deduced using the listed design 
parameters. 
Scaled Parameters 
tox,L,W,Xj,W d 
Power supply: (Vdd ) 
Electric field in device: (E ) 
Capacitance: (C) 
Inversion charge density (Q) 
Circuit delay time: r - cYfI 
Power dissipation: (P ) 
Power density (- % ) 
Circuit density 
Chip Area (A) 
Current, Drift: (I) 
Constant field Scaling Generalised scaling 
K aK 
1 a 
1 a 
Table 2:3 Summary of the constant field scaling and the generalised scaling rules 
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The other issue addressed in [2.15] was the application of ion implantation in the 
fabrication process of the scaled device. This is an important process step which allows 
us to more accurately place the dopants in the shallower source drain junctions and 
channel of the scaled device. In addition to its advantages, the ~hortcomings of the 
scaling process have also been addressed in [2.15] For example, carrier mobility 
degradation as a result of high doping in the channel and the short channel effect 
(decreasing of VT) are some of the main drawbacks. The adverse effect of doping 
concentration on carrier mobility can be observed from the empirical formula given by 
equations (2.4 & 2.5) [2.16]. 
(2.4) 
(2.5) 
Where, Tn and Tp are the electron and hole temperatures of interest respectively 
and Tr is the room temperature. f.1n and f.1p are the electron and hole mobility 
respectively. No and Nd are acceptor and donor concentration. Since carrier mobility is 
inversely proportional to the channel doping as shown in the equations, increasing 
channel doping reduces the mobility and the device performance. Regardless of 
implementation of different channel engineering techniques, the highly doped channel 
imposes carrier transport problems in aggressively scaled MOSFETs. 
2.2.2 Generalised scaling rule 
As device dimensions enter into the sub-micron dimensions, two-dimensional 
effects (short channel effect-SC and drain induced barrier lowering-DIBL) become 
increasingly important. The gradual field approximation becomes invalid and the field 
changes significantly even if the constant field scaling scenario is applied. The field also 
increases due to a much slower reduction in the supply voltage in real circuits compared 
to the requirements of constant field scaling. This challenge to constant field scaling has 
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been addressed by Brews et al. [2:11], and Baccarani et al. [2:10], who have introduced 
a more generalised scaling theory. 
Brews et al. mainly concentrated on the minimum channel length for which the 
subthreshold characteristics of the long channel device can be ma;~tained in the scaled 
devices. For this purpose they suggested an empirical formula given by: 
1 
Lmin =A[X/ox Ws+Wd)2J"3 (2:6) 
Where L
min is the minimum channel length, w: and Wd are the depletion widths in the 
source and drain regions respectively, Xj is the junction depth, A and tox are 
proportionality constant and oxide thickness respectively. 
The main advantage of this approach over the constant field scaling, according 
to [2.11], is that the parameters do not all have to be scaled by one factor. But there is a 
drawback associated with the way in which the minimum channel length is determined. 
It was suggested that the channel length could be reduced until a 10% increase in drain 
current is obtained. 
However, the tolerance to the short channel effects may not only depend on a 
predetermined drain current value, but also depend on circuit applications [2.17]. In 
addition to this, the scaling of a MOSFET includes to at least five major design 
parameters (Lg • tox' Vdd • Na• Xj ) [2.S] [2.1S], not just the three defined in equation 
(2.3). The typical electrical behaviour of device under the influence of short channel 
effect (SeE) and drain induced barrier lowering (DIBL) are highly dependant on all five 
parameters as shown in equation (2.7 and 2.S)§ [2.19] [2.16]. 
(2.7) 
(2.S) 
§ For further reference on the derivations of equations 2.7 and 2.8, please look in [2.18] 
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Vbi and Vds are the built in potential and the in put drain Voltage. The effective channel 
length is defined as Lei = Lg - M, where Lg is the physical gate length and M is the 
sub-diffusion length. It is also clear that from the empirical formulas of CMOS design 
rules, which require xyz. ~ 0.33 , l0i. ~ Xo wrr: ~ 0.33 , vYvdd ~ 0.20, that all the five 
parameters influence the electrostatic integrity of the scaled devices, which determines 
both SCE and DIBL. 
On the other hand, by identifying a significant difference in the two dimensional 
pattern of the electric field in the active region of the original and the scaled device , 
Baccarani et ai. have suggested that the supply voltage and the doping concentration 
should be scaled with different scaling factor. To facilitate this a new scaling concept an 
additional scaling constant, ~ has been suggested. The effect of a can be demonstrated 
by examining the Poisson equation within the depletion region, which is explained in 
[2:8] and given by the equation: 
(2.8) 
WhereN~ = aKN
a
, is the channel doping concentration in the scaled device. 
Equation (2.8) is based on the assumption that the potential will be scaled by a/ K and 
the electric field by just a (wherea:2:1). It is, however, important to note that in [2.17] 
the scaled potential is given as 1fI' = 1fI/ K which is different than the one shown in 
equation (2.3). Moreover scaling the potential by the same factor as the dimensions 
leads to the constant field scaling theory. The main reason for adopting in this work the 
generalised scaling with a determined by equation (2.3) is the fact that the supply 
voltage can not be scaled as fast as the device dimensions due to the non-scaling 
property of the threshold voltage and the subthreshold slope [2.10]. 
The main problem with the generalized scaling rule, particularly in deep sub-100 
nm scaled devices is an increase on power density (P / A ~ d). The scaling of total 
area scales as 1/K- while the power dissipation per circuit scales as a 2 / K2, i.e., the size 
of the area scales down faster than the power dissipation. This difficulty is considered to 
be one of the major scaling limitation factors [2.20]. The scaling limits are discussed in 
detail in later sections of this chapter. 
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2.2.3 Evolution of CMOS design 
Although the history of semiconductor devices goes ba-.;k to the 1920s, this 
thesis only concentrates on the period after 1960s where the transformation of metal 
oxide semiconductor field effect transistors (MOSFET) from research devices to the 
major building block of commercial integrated circuits takes place. For further reading, 
a comprehensive historical review is presented in [2.21]. 
The first working CMOS circuit was developed circa 1964 at RCA [2.22] and 
was integrated in to logic gates in late 1960's [2.23]. The fabrication of both n-MOS 
and p-MOS transistors on the same wafer was an important stage in revolutionizing the 
integrated circuit. It has the advantages over using single nand p-MOSFET devices 
discussed next. 
Signal out 
L 
p-MOS ==r:;:= 
I Signal in 
... G ~OXide G t ~ 
n+ n+ p+ p+ 
STI p-doping STI n-doping STI 1---------- ~--------
I 
\ 
p-substrate \ n-well / , / 
...... _---- ._---"" 
Figure 2:6 Cross-sections of fabricated CMOS device whic~ can be used as inverter circui~. STI stan~s 
for shallow trench isolation and the currents In and Ip are dram currents of nand p-type deVIces and 10 IS 
an output current of an inverter. 
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CMOS circuits offer high switching speed, high density of integration, and very 
low static power dissipation. These advantages favour the miniaturisation of MOSFETs 
and subsequent realization of high density integrated circuits with ever increasing speed. 
One of the simplest building blocks for CMOS logic gates is the ~::verter illustrated in 
figure 2:6 which is realized on a single wafer using single, double or triple well 
technology. 
The next important milestone in the evolution of MOSFET design is the 
introduction of the self-aligned polycrystaIIine-silicon (poly) gate in the early 80's. The 
self-alignment of the source and drain to the gate reduces stray capacitance which 
improves the signal propagation delay, 7: - clf1 and overall circuit performance. 
Moreover polycrystaIIine-siIicon as a material is stable and completely compatible with 
silicon technology [2.24J. The gate material work function must be suitable in order for 
the device to have an acceptable subthreshold voltage. Polysilicon has properties which 
match all these requirements. 
As MOSFET channel lengths approach sub-micron dimensions the high electric 
field in the channel start to affect the device reliability and the introduction of lightly 
doped drain (LDD) MOSFETs in of late 70's are required [2.25] (see figure 2:7A). The 
lightly doped n- region in the neighbourhood of the conventional n+ source and drain 
areas soften the electric field and reduce hot carrier injection in the oxide [2.26] [2.27]. 
With the reduction of drain voltages the need for LDD subsides. 
(A) Gate (B) Gate 
n+ n+ n+ n+ 
I SID Extension 
LDD 
p-type substrate p-type substrate 
F · 2 7 C t' n Vl'ew of LDD n-MOSFET (A) and MOSFET with heavily doped source and Igure: ross sec IO 
drain extensions (B) 
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Later on, heavily doped but very shallow source and drain extensions (illustrated in 
figure 2:7B), were introduced to combat short channel effects without introducing 
problems associated with high series resistance [2.28]. 
One of the important technology stages during the proc ~S optimization and 
perfonnance enhancement of the individual MOSFET is the introduction of Salicide 
(Self aligned) into the CMOS production process (see figure 2:8). The increase of the 
resistance of the poly-gate and the parasitic resistance of the shallow source and drain 
junction results in a poor perfonnance of the scaled down MOSFETs. Self-aligned 
silicide technology has been first suggested by Crowder at al to be used as a shunting 
gate electrode on top of poly-gate [2.29]. 
In late 80's its application expanded to the source and drain electrodes to reduce 
the access and the contact resistance. Since the sheet resistance increases with the 
reduction of junction depth, it becomes important to use silicide to reduce the parasitic 
source and drain resistance in order to achieve the required drive current. TiSi2 and 
CoSi2 are the most widely used metal silicide in semiconductor industry to day, with the 
resistivity of 13-16 and 22-28 Q-cm respectively. NiSi2 is the next promising candidate. 
Silicide 
(TiSi2) 
----, 
Silicon dioxide 
STf n+ n+ STI 
\ 
Retrograde 
channel doping 
p-type silicon (substrate) 
Figure 2:8 schematic illustrations showing self-aligned silicide in source/drain and on the poly-gate, halo 
(super-halo) doping and retrograde channel doping in a cross sectional view of the MOSFET. The inset 
depicts the ideal low-high (retrograde) doping profile. 
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Another key aspect in the evolution of CMOS design is channel engineering. 
Although various doping schemes have been implemented throughout the history of 
CMOS technology development, only the retrograde and the halo channel doping which 
are adopted in the deep submicron MOSFETs designs will be revie',','cd here. 
According to the generalised scaling rule, the channel doping increases Katimes 
in every successive technology generation, in order to control short channel effects. 
However, this increase in channel doping severely degrades carrier mobility. The 
traditional channel doping scheme which uses the flat well profile to control VT and 
combat short channel effects is not applicable in 100 nm channel length MOSFETs. To 
overcome problems associated with device performance and to provide relatively lower 
threshold voltage the super steep retrograde (SSR) channel doping scheme was 
proposed in early 90's in [2.30]. SSR doping profile increases current drive by 
enhancing carrier mobility and reducing VT. [2.31]. 
For sub O.lmicron transistors the SSR alone is not sufficient to improve the 
performance (Ion) and to control the short channel effect at the same time. To reduce this 
problem the halo (pocket) doping and latter the supper halo doping [2.32] were 
introduced (figure 2:8). Halo implantation is performed through larger tilt angles often 
between 25° and 45°. The pockets are in close proximity to the source and drain 
controlling the surrounding depletion layers and the SCE, DIBL and the punch through 
without increasing the channel doping and degrading the device performance. 
2.2.4 The present state and the future trends 
Conventional CMOS transistors with a gate length of 50 nm and with strained 
silicon channels [5:33] have already been manufactured successfully, and have been 
integrated into commercial products [5:34]. According to the technology roadmap, these 
transistors meet the requirements of the 90 nm technology generation. At the same time 
the 35 nm MOSFET published by Toshiba and discussed in more detail in chapter four, 
can also be used for the late stages of 90 nm technology node and the transitional 80 nm 
inter-node technology. 
25 nm gate length conventional MOSFETs, required for the 65 nm technology 
node, have also been reported in [2:35] It has good subthreshold characteristics (S = 118 
mY/decade, fo!!= 100 nAlJlm) and a high drive current (Ion = 840JlAlJlm). Such 25 nm 
transistors are expected to deliver the performance required by the ITRS. However there 
25 
The scaling of MOSFETs, Moore's law, and ITRS Chapter 2 
is still a need for 'total process optimization' [2:35] in order to use the current 
fabrication technology. For example, better designed doping profiles in the channel, 
improved gate patterning (minimum LER) , shallow junction formation to reduce 
source-drain sheet resistance, and optimization of the gate cvide (oxynitride) by 
controlling the amount of nitrogen, are some of the process-optimization steps that can 
be exploited. In addition to process optimization, the introduction of strained silicon in 
the channel to enhance carrier transport, and introduction of high-Kmaterials to replace 
silicon dioxide as an insulator will improve the chances of using conventional 
MOSFETs at the 65 nm technology node and possibly beyond. 
Apart from the 25 nm gate length MOSFET, which gives a realistic hope of 
realizing the 65 nm technology node by 2007, there have also been research 
demonstrations of smaller gate length devices. For example, conventional MOSFETs 
with gate lengths 15 nm [2.36], and 16 nm [2.37], which are required for hp45 nm 
technology node; 14 nm [2.38] for hp32 nm and 6 nm [2.39], 8 nm [2.40] and 10 nm 
[2.41] required for the hp22 nm technology node, have been fabricated and reported, 
delivering promising device parameters. 
There is, however, growing consensus among the industry and research 
communities alike, that in the 45 nm technology node and beyond, it will become 
necessary to replace the conventional MOSFETs with novel device architectures, silicon 
on insulator (SOl), multiple gate FETs and wide application technology boosters such 
as strained silicon for carrier transport enhancement, high-K gate stack, metal gates, etc. 
2.3 Factors limiting the scaling of conventional MOSFET 
Some of the technology advances enabled the scaling of conventional 
MOSFETs to decananometre dimensions were discussed in the previous sections. 
Unfortunately, even with all these advances the scaling of conventional MOSFETs 
whilst which maintaining good performance becomes increasingly difficult over time. 
Although the electronics industry has benefited from continuous scaling over the last 
three decades or so, the present trends indicate that the scaling of the conventional 
MOSFETs is fast approaching the end of its useful life time. 
The optimistic prediction of the 2003 edition of the ITRS that scaling will 
continue until 2018 and beyond, is challenged by some fundamental limitations. 
Quantum mechanical effects such as carrier confinement and tunnelling, the 
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randomness of discrete doping, and worries over the increasing power dissipation are 
some of the main factors that may force the industry to a paradigm shift in MOSFET 
architecture and process technology. In the next section, some of the fundamental 
limitations to scaling are examined 
2.3.1 Quantum mechanical tunnelling 
The three main quantum mechanical tunnelling phenomena, which affect the 
MOSFET scaling, are illustrated in figure 2:9. They include band-to-band tunnelling, 
gate tunnelling, and source to drain tunnelling. All three tunnelling process are 
discussed below. 
Gate 
Tunneling 
Position 
8-to-8 
Tunneling 
Position 
~ 
S-to-O \ 
Tunneling _ 
Position 
Figure 2:9 Visual illustrations of quantum effects near the Si/Si02 interface: Reference [2.42] 
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2.3.1.1 Band to Band tunnelling 
Band to band tunnelling (sometimes called Zener tunnel1::;g) primarily occurs 
between the body and the drain of a MOSFET. The high channel doping that 
accompanies scaling results in a high electric field across the depletion layer at the 
reverse biased drain junction. The high electric field (-106Vlcm) favours a parasitic 
leakage current associated mainly with the tunnelling of electrons from the valence band 
in the channel region to the conduction band in the drain [2.43] [2.8]. The tunnelling 
current density is approximated by: 
(2.9) 
(2.10) 
where m * is the electron effective mass, E is the electric field, Vapp is the applied reverse 
voltage across the junction, Eg is the energy gap,1f/bi is built in potential and Ii is a 
modified Planks constant (Ii = hi 21l). Due to transistor scaling the increased doping 
concentration increases the electric field in equation (2: 10), which also increases the 
tunnelling current in (2.9). This is depicted in figure 2:8 below. 
The leakage current due to band to band tunnelling is less than the other two 
leakage currents (off state and gate leakage) measured at the physical gate length of 
30nm. Nevertheless, it is clear from the overall tendency of the junction leakage current 
shown in figure 2.10, that for smaller gate lengths its contribution to the total leakage 
current will become significant. 
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Figure 2:10 Junction leakage current due to band to band tunnelling (reference [2.44]) 
2.3.1.2 Direct gate oxide tunnelling 
In order to achieve a desired current drive at a substantially low power supply 
voltages in sub 50 nm MOSFETs, aggressively scaled gate-dielectrics with equivalent 
oxide thickness (EOT) in the range of fox:::: 1.5 - 0.5nm are required according to the 
latest edition of the ITRS. For such ultra-thin oxides the channel carriers can tunnel into 
the polysilicon gate through the gate-dielectric material. This process of electron or hole 
transmission through the dielectric barrier increases the gate leakage current 
exponentially with decreasing fox [2.45]. As a consequence of the increase in gate 
current, the overall off-state current is raised to an intolerable level for real circuit 
applications. 
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Figure 2:11 The overall gate tunnelling current is the sum all the components tunnelling current namely 
the source-to-gate, drain-to-gate and channel to gate currents (reference [2.46]) 
In the previous generations of MOSFET devices, the contribution of gate oxide 
leakage current to the overall leakage current has not been substantial. However, this is 
not the case for the present and the next generation of devices. As shown in figure 2.11, 
in addition to the tunnelling current from the channel Ige, the fringing currents from the 
gate overlap with the source extension-Igs and drain extension-Igd also contribute to the 
total gate leakage current [2.46J. Bearing in mind that the main source of standby power 
drawn in CMOS circuits originates from the off-state current, substantial increase in off 
current due to direct tunnelling through the gate dielectric should be considered 
seriously during the design of devices or power optimization in circuits [2.47J. The 
application dependant power constraint as one of the main limitations of MOSFET 
scaling will be discussed in section 2.3.3 
The cumulative gate tunnelling current density can be approximated by equation 
(2.4) [2.45J: 
41lq~kT RIb [[ exp(EFn1 - ECl - E)/ kTJ + 1] J - 'f. (E)ln dE 
DT - h3 0 c [exp(EFn2 -E2 -E)/ kTJ+1 (2.11) 
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where mi, and is the electron effective tunnelling mass EFni the electron Fermi level, and 
Eel is the bottom of conduction band in Si, and E Fn2, and Ee2 in the polysilicon region. 
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Figure 2:12 The relationship between the gate leakage current and the physical gate length. Inset: the 
gate current density for various oxide thicknesses as a function of gate voltage. Data from ITRS (2004 up-
date) and the inset graph is adapted from reference. [2.48] 
Figure 2: 12 illustrates the relationship between gate length reduction and the 
gate oxide thickness which are required for the 90nm technology node and beyond. The 
figure also shows the increase of the gate leakage current density for various oxide 
thicknesses. The increase in leakage current is exponential [2.49]. For example, for gate 
lengths below 10 nm, and corresponding oxide thicknesses of 0.4 - 0.5, nm the leakage 
current reaches about 8-10 JlA/l1m provided that Si02 is used as a gate dielectric 
material. This amount of leakage current can affect transistor integration in high 
performance digital systems where low power dissipation per area is a critical issue 
during the stand-by mode of operation. 
The inset in figure 2: 12 compares according to [2:48] the experimental data and 
the calculated gate tunnelling current density for a range of oxide thickness as a function 
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of the gate voltage. It illustrates well the exponential increase in the gate tunnelling with 
the reduction of the oxide thickness for the whole range of relevant gate voltages. 
2.3.1.3 Source to drain tunnelling 
The other possible cause of tunnelling current that can affect the operation of 
sub-lO nm MOSFETs is source-to-drain tunnelling. The proximity of the source and 
drain metallic-junctions may lead to quantum mechanical tunnelling that will increase 
the overall transistor leakage current. The effect of source to drain tunnelling current in 
an 8 nm MOSFET has been experimentally demonstrated by Kawaura et ai. [2.50]. 
According to the technology roadmap such devices will be in production around year 
2018. 
The comparison of the subthreshold current and its temperature dependence 
made in [2:50] for two experimental devices with Lg = 52 nm and Lg = 8 nm shows that 
there is an increase in subthreshold leakage current and degradation of the subthreshold 
slope in an 8 nm transistor due to source to drain tunnelling. Although at room 
temperature the effect is negligible, the contribution of the source to drain leakage 
current at the lower temperatures increases. Due to the relatively low temperature 
sensitivity of the tunnelling current at low temperature when it dominates the 
subthreshold current, the subthreshold slope becomes temperature independent. It has 
also been shown in [2.50] that when source to drain tunnelling starts to playa big role 
the sub threshold slope becomes significantly degraded. This is also reported in [2.51] 
based on a density gradient device simulation approach. 
2.3.2 Intrinsic parameter fluctuations 
In addition to the investigation of the scaling properties of MOSFETs, the 
investigation of intrinsic parameter fluctuations in scaled MOSFETs is also considered 
as part of this project. Statistical simulation results of the effect of different sources of 
intrinsic parameter fluctuations, together with detailed discussions, are presented in 
chapter five. In this section, a background discussion on intrinsic parameter fluctuations 
in decananometre MOSFETs, and a brief review of some previous results are presented. 
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According to the latest update of the ITRS'04, transistors with gate length of 
7nm are required for the 18 nm technology generation in the year 2018. The channel 
length of these devices is approximately 10-14 silicon atoms in span. The random 
number and position of dopants from device to device in such a 8m all nominal volume 
of the crystalline lattice will introduce significant variation in key device parameters 
(such as threshold voltage and off-current) in any ensemble of devices. Gate line edge 
roughness (LER) and the oxide thickness variations are two other sources of intrinsic 
parameter fluctuations [2:52][2:53]. It has been shown, that for devices comparable to in 
size to the 35 nm MOSFET, interface roughness introduces significantly less 
fluctuations compared to the those from doping or LER, and will not be discussed in 
this work. 
The intrinsic parameter fluctuations associated with random dopants in CMOS 
have been widely investigated over the last two decades. Initially the effect of random 
discrete dopants on Vr was studied by Hoeneisen and Mad in [2:54], which showed that 
a non uniform distribution of random dopants in the channel causes mismatch in the Vr 
of CMOS device. Hagiwara et ai., in the early 80's, investigated the effect of random 
dopants analytically and suggested a simple model to estimate Vr variation [2:55]. 
Furthermore, intrinsic parameter fluctuations in Vr, have been experimentally 
demonstrated and reported in [2.56] [2.57]. They have also been extensively studied 
theoretically based on statistical 3-D atomistic simulations by Asenov et.ai., [2.58 2:59], 
by Wang and Taur [2.60] and using a 3-D Monte Carlo approach by Frank et ai., [2:61]. 
Mizuno et ai., [2.57] have shown experimentally that the Vr fluctuations have a 
Gaussian distribution, which is a typical characteristic of random events. They also 
confirmed experimentally that the threshold voltage fluctuations increase with reduction 
of the channel length. The magnitude of the Vr fluctuations in their experimental device 
with a channel length of Lef! = 500nm was about ±3crVr =±12mV, which accounts for 
60% of the overall fluctuations. Although this value is smaller than present fluctuations 
magnitude, its contribution to the overall fluctuations in devices is significantly high. 
Extrapolation of these fluctuations, based on simulation studies, to decanano-
meter device dimensions shows a very significant increase. For example, in the 35nm 
channel length MOSFET, the ±3crVrincrease up to ±100mV [2.62] and are significantly 
larger for smaller gate length devices, as will be shown in chapter 5. 
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2.3.3 Power dissipation 
Aside from the physical scaling discussed previously in this chapter, application 
dependant power dissipation becomes one of the major factors hampering the 
integration of the scaled devices and therefore limiting the usefulness of continued 
scaling [2.63]. 
From a VLSI circuits' application point of view, there are three power 
dissipation mechanisms, dynamic or switching power, short current generated power, 
and static power dissipations. These added together, give the total power dissipation, PT, 
on integrated circuit: 
Pr = L(PD'~h'~t) (2.15) 
Where P
D 
= CVldf is the dynamic (active) power dissipation due to the 
charging and discharging of the capacitive load on each one of the devices in the 
integrated circuit. The dynamic power dissipation takes place during transition from 
high to low logic level or vice versa. The second term in equation (2.15) ~h = VddIshort is 
the power dissipation due to occurrence of short circuit currents. This depends generally 
on the architecture of the circuit. Usually this is not the main component of power 
dissipation. The third component of the total power dissipation is the static power 
dissipation, ~t = V dtileak' which occurs as a result of the cumulative leakage current 
contributed from all devices in the circuit. 
By far the highest power consumption In present circuits comes from the 
dynamic activity of the devices in the circuit. The dynamic power dissipation is directly 
proportional to the square of the supply voltage. Although the power supply voltage is 
reducing as a result of device scaling, due to this quadratic relationship 
between P
D 
and V
dd
' dynamic activity, still accounts for substantial power dissipation. 
However, the static power dissipation is gathering pace as the major power constraint in 
deeply scaled MOSFETs. This is illustrated in figure 2: 13 which shows that the 
proportion of the static power dissipation in the 65 nm technology node circuits is 
increased compared to previous technology nodes. 
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Figure 2:13 Total power dissipation as a function of technology node and an illustration of the increasing 
of the static power dissipation due to the significant increase in the off-state current as technology scales 
to 65nm and beyond. Data source: ITRS 2004 and references [2.64] [2.65] 
For the 45 run technology node the static power dissipation is expected to be 
more than 50% ofthe total power consumption (see figure 2:13). The ITRS requirement 
of maximum allowable power dissipation is also indicated in the graph and has been 
kept constant (Pr=198W) beyond the 65 run technology node. The experimental data 
shown in the bar graph corresponds to 30 metres wide transistors for each technology 
. .. 
generatIOn [2.64]. 
The inset in figure 2: 13 depicts the data reported in [2.65] on the relationship 
between the power dissipation and the frequency. It also shows how the power density 
•• This is equivalent to 30 million transistors by considering the width of a single transistor is l!lm. 
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~ / A is increasing significantly as the number of components integrated into a chip 
increases. 
As has been discussed in section 2.3.1, the main scaling limiting factors are the 
different component of the leakage currents. For high performance Jevices near the end 
of the ITRS all three major tunnelling leakage currents (gate oxide, source-to-drain, and 
band-to-band tunnelling of electrons or holes) will contribute to the ever increasing 
power density of VLSI circuits. The reason is that the power supply voltage for high 
performance devices is relatively higher than for the low operating power (LOP) 
transistors. Therefore, controlling the leakage current in individual devices and design 
of power optimized VLSI circuit architectures remain the main issue for research and 
development stages of the next generation devices. 
2.3.4 Reliability of the Ultrathin Gate Oxide 
Reliability engineering is an important aspect of CMOS technology. It requires 
meticulous measurement, rigorous testing and careful statistical data analysis of the 
performance of the MOSFETs and the other circuit components. The outcome of this 
process enables the engineers to quantify the reliability of a given integrated circuit. 
The reliability of SiOz, which is still the main gate dielectric material used for 
the fabrication of CMOS devices in the semiconductor industry, has been extensively 
studied over the past three decades. Most of the research has been concentrated mainly 
on trap creation (defect generation) mechanisms that degrade the gate oxide and 
eventually lead to its breakdown [2:66, 2:67, 2:68, 2:69]. For the sake of completeness, 
and to highlight in particular the reliability issues connected with possible breakdown of 
the aggressively scaled ultra-thin (tox ~ 2nm ) gate dielectric materials, a brief discussion 
is presented in this sub-section. 
Reliability in general is associated with the duration of time over which the 
device is operating at its full potential, or within some degree of tolerance. This period 
is called the "time-to-break down" tBD which is commonly known as the product life-
time. With regard to the gate dielectric material reliability, it can also be associated with 
the charge build-up in time (related to the "charge-to-break down", tBD = QB~ , where J 
is gate leakage current) and QBD is given by equation (2.8) [2.70] 
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(2.14) 
Where NBD is the defect density which trigger breakdown ard ~en is the defect 
generation rate at which the defects are created and is given by (2.15) 
(2.15) 
Here AI /10 is the relative change of the stress induced leakage current and Qinj is the 
injected electron charge. 
The main focus of this section is to relate the oxide thickness to reliability. 
However, equations 2.14 and 2.15 are not explicit function of the oxide thickness (tox)' 
DiMaria et aI, [2.71] have found that the average density of states to breakdown (NsBD) 
decreases with decreasingtox' This means that fewer microscopic defects are enough to 
cause critical breakdown in very thin gate dielectric materials Furthermore, Degraeve et 
al. [2:72], have investigated the dielectric material thickness dependence of the Weibull 
slope (fJ) defined below. They show that the Wei bull slope becomes shallower with 
decreasingt
ox
' The gate oxide thickness dependence of the Weibull slope is also 
reported in [2.73] using the cell-based statistical breakdown model. The Wei bull 
function describes the cumulative probability of failure F, which is given by 2.16 
[2.74]: 
(2.16) 
Equation (2.16) is often rewritten as in the form 
(2.17) 
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where fJ is known as the shape factor of the distribution (often referred to as the 
Wei bull slope) and a is the characteristic charge (or time) to breakdown at the 
reliability rate of 37% (or 63% failure percentage). 
Figure 2: 14 illustrates the relationships between the critical ~cfect density (N BD ) 
and the oxide thickness. The critical defect density is strongly dependant on the oxide 
thickness and the amount of the charge to breakdown is highly dependant on the stress 
voltage. 
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Figure 2:14 Schematic illustration of the relationship between the defect generation rate, defect density, 
oxide thickness and the stress voltage: Reference [2.70] 
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2.4 Chapter Summary 
In this chapter we have reviewed Moore's law and the Intewational Technology 
Roadmap for Semiconductor Technology. Both Moore's law and the ITRS have played 
a significant role in the advancement of the CMOS technology. In particular the road 
map has been an important guiding document that gives the direction for research and 
development for next generation devices. Apart from their role as a driving force behind 
the development of semiconductor technology as a whole, our emphasis was on their 
influence on MOSFETs scaling 
The two most important scaling rules, 'constant field' and the 'generalised 
scaling,' have been discussed in detail. Based on the physical properties of short 
channel MOSFETs, the generalised scaling rule has been adopted for this work. It takes 
into account the 2D properties of the electric field and the retarded reduction of the 
supply voltage during the scaling process. 
The limiting factors that hinder the progress of MOSFET scaling have also been 
discussed. Application dependant power constraints (including the leakage currents), the 
intrinsic parameter fluctuations, and the issue of the reliability of ultra-thin gate 
dielectric material are among the major scaling limiting factors that jeopardise Moore's 
law in the near future. 
The main ultimate limitation to the scaling of transistors is the atomic structure 
of matter. A MOSFET cannot be smaller than an atom. The transistor post 2025, 
according to the IBM roadmap, will be reaching these limitations. 
In the next chapter the simulation strategy and overall methodology used to 
investigate the scaling and intrinsic parameter fluctuation in nano CMOS devices are 
presented. 
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3 
Simulation Methodology 
This chapter discusses the simulation methodologies which have been adopted 
during the course of this research programme. The first section discusses the principal 
concepts and the overall structure of the integrated atomistic process and device 
simulation strategy implemented with Technology Computer Aided Design (TCAD) 
device modelling tools. 
Detailed descriptions of the models involved in the process simulation of device 
fabrication sequences; including ion implantation, deposition, etching, diffusion and 
oxidation is the subject of the second section. The last section in this chapter provides 
an overview of device simulation methodology, by reviewing some of the physical 
models and simulation approaches used in this work. 
All the simulation techniques discussed in the three sections of this chapter have 
been calibrated and validated against real 35nm physical gate length MOSFETs 
fabricated and reported by Toshiba [3.1J. They have been used subsequently to scale the 
transistors according to the requirements of the ITRS (2003 edition) and to study the 
impact of intrinsic parameter fluctuations on such scaled devices. 
3.1 TCAD and Integrated process & device simulation 
The state of the art in modelling and simulation covers a wide range of specialist areas 
related to the entire process of integrated semiconductor device manufacturing. The 
following are some of the main areas of modelling and simulation [3.2J typically 
covered by state of the art TCAD simulation tools: 
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• Front-end process modelling that characterizes the essential steps for device 
manufacturing, 
• Device modelling and simulation in order to understand ho'v the devices operate 
by studying their electrical characteristics and intrinsic physical properties, 
• Compact modelling to perform circuit level device simulation 
• Circuit modelling which simulates the behaviour of the integrated circuit as a 
module, 
• Modelling of equipment to study the general features of the deposition, etching 
and other manufacturing processes. 
However, a detailed discussion of all these physical models and simulation 
methodologies is not the aim of this section. Therefore, the emphasis has been limited to 
cover only the front end process and device modelling related to the aim and objectives 
of this thesis. 
3.1.1 The role of TeAD in advanced device design and characterisation 
As the processing power of computer technology doubles roughly every two 
years, according to Moore's law [3.3], the requirements of TCAD for advanced device 
modelling, simulation and design expands considerably. TCAD is the synthesis of 
process, device and circuit simulations using state of the art computer technology. One 
of the most important advantages of using TCAD simulation and modelling is to 
produce deep insight and understanding of the physical process involved in the 
operation of the modem semiconductor devices. 
Another dimension of the importance of TCAD in industry and research 
environments is its role in reducing the time required for the development of new 
generations of devices. This has an enormous implication on the over-all cost associated 
with scaling and new product development. With the present day's availability of 
supercomputer technology it is possible to have a virtual simulation laboratory that is 
capable of predicting the behaviour of new devices, and their electrical parameters, 
resulting from a particular fabrication sequence with a reasonable degree of accuracy 
[3.4]. This capability permits the design of an optimized prototype device and 
technology in a relatively short period of time and with reduced development cost. 
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In addition, TCAD modelling and simulation is also a vital tool in failure 
analysis, trouble-shooting and inverse modelling. By incorporating statistical functions 
into the TCAD package, it is possible to perform failure analysis and reliability tests. In 
the inverse modelling process, the initial point is a device with a poorly-defined 
structure, but known electrical parameters. 
Using device simulation and calibration, one can deduce the realistic device 
structure so that it can be used for further development purposes or scaling studies. This 
will also be an important tool in the investigation of new materials and their impact on 
device performance. Using simulation tools, one can perform not only a preliminary 
analysis on the new material's (for example high-K dielectrics), reproducibility, 
reliability and interface properties, but could also study their impact on the behaviour of 
the new device. 
The ever decreasing dimensions of CMOS deVices, (now down to the sub 
IOOnm technology nodes) together with the ever increasing complexity of 
manufacturing technology [3.5] highlight the necessity of process and device simulation 
more than ever. Technologically demanding and financially costly experimental 
procedures can now be modelled and thoroughly analysed in a relatively short time 
period. 
All the benefits mentioned above emphasise the importance of TCAD 
simulation as a tool in the field of device research and development. Despite all the 
advantages in the development of new generation devices, TCAD has its own 
drawbacks. There is always some degree of a mismatch between the measured data and 
the simulated values. It is also possible to obtain completely misleading results from 
device or process simulations. 
The reasons could be the use of unphysical models, inappropriate simulation 
techniques, and inaccurate default material and transport parameters. Moreover, most 
simulation models are to some degree empirical, and require numerical calibration to 
experimental data at each technology node. This means that simulation accuracy cannot 
automatically be extended to the next generation of devices and technology nodes. This 
is particularly true for the present generation of sub-IOO nm devices where the short 
channel effect, non-equilibrium transport, and quantum mechanics govern their 
operation. 
It is also very important to underline that computer simulation is not the final 
word in overcoming the challenges in developing present and future technology 
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generations. It can only be used as a probing instrument and predictive tool that 
facilitates the environment for advanced MOSFET design and fabrication. Definite 
analysis and conclusions still require confirmation, obtained from experimental results. 
3.1.2 Integrated process and device simulation in 3D 
The underlying philosophy behind the integrated process and device simulation 
of decanano-meter MOSFETs [3.6] is the systematic and methodological selection and 
linking of various types of semiconductor TCAD tools efficiently. It is a "divide and 
conquer" strategic approach which applies the best available models and tools for 
designing and understanding scaled devices of succeeding generations of semiconductor 
technology. 
One of the main aims of this PhD work is to study the impact of different 
sources of intrinsic parameter fluctuations on "real devices" created by the simulation of 
a realistic process sequence. The nature of the fabrications requires a complete 3D 
process and device simulation and is an example of the most demanding application of 
TCAD tools. 
In order to make 3D process model as realistic as possible, a well behaved 35 
nm physical gate length MOSFET reported by Toshiba [3.1] has been adopted as a 
bench mark device for this work. Here we will use the simulation of this device as an 
example of the 3D integrated device simulation approach. Initially, comprehensive 3D 
process simulation of the 35 nm device based on the real device fabrication sequence 
was carried out with the 3D process simulator, Taurus, in order to deduce the device 
geometry and doping profile. This information was subsequently exported to the device 
part of the simulator, which gives electrical characteristics. These were then compared 
with the experimental data in order to adjust the transport parameters and validate the 
simulators. 
The overall methodology of integrated process and device simulation used in 
this work is iII ustrated on figure 3: 1. The scaling of the 35 nm MOSFETs to the smaller 
dimensions which correspond to the future technology nodes was then performed using 
a continuous doping Taurus process and device simulator. The impact of Line Edge 
Roughness (LER) was also studied using continuous doping effects. 
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Figure 3:1 Flow chart that illustrate the integrated process and device simulation methodology. 
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In order to study more accurately the effect of discrete random dopants on the 
critical device parameters, statistical process simulations were carried out based on the 
well calibrated model by using the kinetic Monte Carlo process simulator, DADOS 
[3.7][3.8]. 
The DADOS· atomistic diffusion simulator, which is incorporated into the 
Taurus process simulator, provides the positions of the discrete dopants in the channel 
source and drain regions. This extracted data was then imported into the Glasgow 
Atomistic Device Simulator [3.9] to perform atomistic device simulations. Moreover, 
(in chapter 5) the integrated device simulation methodology has been used to investigate 
LER as one of the sources of intrinsic parameter fluctuations. 
3.2 Front end Process Simulation - 3D 
Process simulation deals with most of the technology steps involved in 
semiconductor device fabrication. It enables engineers and technologists to predict the 
most effective device structure, to optimize the critical device parameters and to perfect 
the fabrication process flow environment and technology. It is also an instrumental tool 
in the progression of successive generations of semiconductor technology and enhances 
the research opportunities for creation of new non-classical device structures such as the 
silicon on insulator structures and the multi gate devices [3.10]. 
Moreover, it sheds light on the effects of the actual fabrication processing on the 
functionality and physical properties of resulting devices. Using the well calibrated 
device structure obtained from process flow simulations, one can carry out device 
simulations in order to analyze their electrical parameters (for example, threshold 
voltage, and drive current and device behaviour). It is also possible to investigate the 
possible performance and interactions when these devices are integrated in to a system. 
To summarize, process simulation is important for modelling, design, prototype 
evaluation, parameter optimization and at the same time enables the development of 
new generations of devices and advanced integrated systems. Therefore, process 
simulation has made an enormouS contribution to the field of semiconductor process 
integration. 
• More discussions on DADOS is given in section 3.2.5 
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As mentioned in the previous sections, the research presented in the thesis is 
underpinned by data extracted from realistic MOSFETs. The calibration of the 
simulation methodology in respect of these devices, which involves a painstaking 
process simulation, is a vital ingredient of the overall simulation methodology. Taking 
this into consideration, a step-by-step calibration strategy (described in detail in chapter 
4) was employed to perform process and device simulations. 
Silicon Substrate 
• Oxidation 
• Deposition 
• Etching (Pattern 
transfer) 
• Diffusion 
• Ion Implantation 
• Spacer Formation 
• Rapid thermal 
annealing 
• Contact formation 
(deposition,etching) 
Figure 3:2 Summaries of CMOS device fabrication steps 
... 
-, 
... 
.~ 
... 
, 
... 
~ 
... 
, 
... 
, 
... 
, 
... 
~ 
... 
~ 
p-type substrate 
for n-MOSFET 
n-type substrate 
for p-MOSFET 
Growing oxides 
Deposition of poly-
silicon and oxides 
Etching polysilicon 
(Gate formation) 
Channel doping 
SID Extension 
formation 
Halo doping 
SID Contact 
region formation 
The starting point of this process was the identification of the process steps on 
corresponding parameters for Toshiba's 35 nm MOSFETs. This includes the total ion 
dose of the well and channel implantation; the doping concentrations in the source and 
drain regions as well as the halo doping conditions; the annealing temperatures and the 
time and implantation parameters for all dopants. In addition to these preliminary input 
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data required to run process simulations, it is also equally important to extract the 
device dimensions such as the gate length, oxide thickness, the source/drain shallow 
junction depth and to define a computationally reasonable size of simulation domain. 
Such extraction is mainly based on high resolution TEM images. Once the above 
information has been obtained, 'Taurus Process and Device' simulation software [3.11] 
was employed to perform a realistic device process flow simulation. Taurus Process and 
Device simulation is a commercial TCAD tool enhanced by a 3D simulation capability 
with a wide range of physical simulation model options. 
In the course of this research project, the main fabrication processes steps 
involved in the device process simulation sequences are: ion implantation, deposition, 
etching, and diffusion as a result of rapid thermal annealing (RTA). The steps are 
summarised in figure 3.2. Although this section does not attempt to give a 
comprehensive review of these device fabrication steps, a general discussion of the 
processes involved with the process flow steps included in the integrated device 
simulation methodology will be presented in the following sections. 
3.2.1 Implantation - The Introduction of impurities in to Si crystal 
A pure, intrinsic silicon crystal has a poor electrical conduction due to a low 
intrinsic carrier concentration (1.4xlO lO cm-3) at 300K [3.12]. However, it is possible to 
significantly change the local electrical conductivity or the conductivity type of the 
silicon crystal by introducing a controlled amount of impurity atoms (dopants) [3.13]. 
Currently, there are two ways to achieve this: the first method is the diffusion of dopant 
atoms from gaseous, liquid, or solid sources and the second is via ion implantation into 
the host semiconductor. In order to be consistent with the Toshiba MOSFETs 
fabrication sequence, this discussion concentrates on ion implantation. 
The process of selectively incorporating extrinsic ions into semiconductor 
materials through surface bombardment of high velocity (and energy) is known as ion 
implantation [3.14]. It has been used for over two decades in silicon integrated process 
technology. 
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Ion implantation has several important advantages over the process of diffusion 
of dopant atoms into semiconductors. One of the main advantages is that there is a great 
deal of control over the amount of introduced impurities and over the impurity profile, 
i.e. the ability to locate the impurities at the desired depth of the host semiconductor 
[3.15] [3.16]. Another advantage is the possibility of using various types of ions which 
are otherwise difficult to introduce by diffusion [3.17]. The capability of performing ion 
implantation within a room temperature environment (reducing the effects of out-
diffusion and the undesirable spread of the intended profile) and in a relatively short 
period of time is also another advantage. 
Generally, elements in group III (old group nomenclature) (trivalent impurities) 
and group V (pentavalent impurities) of the periodic table have been used as dopants in 
silicon crystals by semiconductor manufacturers for decades. The chemical properties of 
group-III elements initiate a p-type conductivity (generally known as acceptors) by 
creating hole or electron deficiency. On the other hand group-V elements initiate n-type 
conductivity (donors), by providing an extra electron. Accordingly, indium for the n-
MOSFET and arsenic for the p-MOSFET channel doping have been used to 
manufacture the 35nm Toshiba MOSFETs, which are at the focus of this research. 
Boron and (BF2) + are the most commonly used impurities in semiconductors in 
the past as well as at the present time. Recently, however, indium is beginning to 
replace these materials as recent research has shown that indium, due to its low 
diffusion coefficient, is a good choice to form the super steep retrograde channel 
(SSRC) doping profiles required beyond the 0.18Jlm technology node. The SSRC 
doping profile can be achieved by using a heavy ion with shallow projected range of 
distribution in the silicon crystal. Indium has properties that make it a good candidate to 
form SSRC doping profile as has been shown in [3.18] [3.19] [3.20]. More discussion 
on SSRC is given in section 2.2.3 
There are three ion implantation models (Monte Carlo, Dual Pearson and 
Gaussian) which are incorporated into the Taurus Process and Device simulation 
software [3.11], to approximate the ion range distributions in the silicon substrate. This 
work considers the Dual-Pearson distribution model during the process simulation. 
However the Gaussian distribution has been used to specify an initial estimation of the 
projection range (Rp) and the standard deviation, a: These two models will be discussed 
in section 3.2.3. No effort will be made to discuss the Monte Carlo implantation model 
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as it has not been used in this work due to the very long computational time scales. In 
the following two sections some primary concepts of stopping energy and implantation 
models are presented. 
3.2.2 Ion stopping energy and the projection range 
The physics of the ion implantation is based on the principle of the ion stopping 
theory, which is governed by a mechanism of energy-loss by a penetrating charged 
particle in a host material [3.21]. When the accelerated ions enter the substrate of the 
silicon crystal they start to lose the energy they acquired from the implanter. Providing a 
detailed analysis of ion stopping theory is beyond the objectives of this research work. 
However, it is helpful to discuss some basic concepts of ion stopping theory in order to 
understand how the ion implantation process works and how implantation models have 
been implemented in the process simulation software. Generally, the loss of energy by 
charged particles (ions) travelling through semiconductor crystal is due to collisions 
with electrons (inelastic collision) and nuclei (elastic collision) of the target 
semiconductor material. This average loss of energy per unit track length for the particle 
is defined as: 
dE S=--
dx (3.1) 
The minus sign on the differential term signifies the loss, Sand E are the total stopping 
power and Energy respectively. The total stopping power is approximated from the 
cross sections of nuclear and electron stopping powers as: 
S = S + S = _ dEe _ dEn 
e n dx dx (3.2) 
The total path that the ion travels before coming to rest is known as range R, which can 
be calculated by integrating equation (3.2) and given by (3.3) [3:22] 
1 E dE 
R = n f Sn(E)+Se(E) (3.3) 
Where n is an average density of electrons. Given an implantation energy E (ke V), the 
total range R can also be estimated from the following empirical relation proposed by 
Mayer and Eriksson [3:21] 
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(3.4) 
where g is the density of the host semiconductor, Ms and Mj are the atomic mass of the 
semiconductor material and the implanted atom, Zs and Zj are atomic numbers of the 
semiconductor material and the implanted atoms respectively. The average depth, which 
is the perpendicular distance from the crystal surface to the projection plane of the 
implanted ions, is known as the projected range Rp. It is one of the important parameters 
of ion implantation in semiconductor technology [3.21] [3.23]. The total path the ion 
travels, R, could be shorter or longer than its projected range Rp. Using the results from 
the empirical formula (3.4) the projection range Rp can be estimated from (3.5) and is 
given by 
R 
R =----
p I+Mj3Mj (3.5) 
Figure 3.3 shows a 3D schematic representation of the projection range, the ion distribution 
and its fluctuation about Rp in an idealised semiconductor material. 
Ion be"1 direction 
Profile Cross-section plane 
y 
Figure 3:3 A three dimensional schematic visualisation of an average ion's projected range and its distribution 
in an idealised semiconductor material. 
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The ion beam direction for the channel doping usually perpendicular to the 
entrance plane. However, in some cases ion implantation may be performed with the 
projection angle up to 300 off the vertical axis. The projection plane is where one 
expects the maximum concentration of doped ions. For example in the case of our 
reference (Toshiba) device, the halo doping implantation is performed with tilt angle of 
30° off the perpendicular to the target plane. The vertical distance between the 
projection plane and ion entrance plane is equivalent to the ave.rage projection distance, 
Rp. By rotating the cross-section plane 90° about the Y-axis to bring it in parallel to X-Y 
plane, the I-D implanted ion (generally Gaussian) distribution profile could be seen 
clearly. Statistically speaking, the range distribution is random event and it is expected 
to have a profile close to a Gaussian distribution as depicted in figure 3.3 above. 
3.2.3 The Gaussian and dual Pearson implantation models 
The realistic channel profile in the Toshiba MOSFETs has been approximated 
by incorporating two virtual implantation stages in the Taurus process simulations 
(described in chapter 4), from which the average depth of the implanted ions and their 
distribution about the vertical depth have been extracted. Generally, according to the 
LSS theory of the projected range [3.22], the ion distribution within semiconductors and 
in amorphous materials is assumed to be a near Gaussian distribution given by equation 
(3.6) below. This is due to the statistical nature of ion stopping and scattering 
mechanisms. 
[ ( J2] 
<I> 1 (x- Rp) 
N(x) = exp --
,fiffCfp 2 (Jp 
(3.6) 
Here <I> is the ion flux, generally known as total ion dose of implantation per unit area 
[ionslcm2]. It is the total number of ions per unit area enclosed by the Gaussian curve on 
the projection plane. 
If the maximum doping concentration is denoted by No [ions/cm3], it can be 
directly obtained from equation (3.6) for x = Rp. 
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N = cI> __ O._4cI>_ 
o .J2i(jp (3.7) 
The Gaussian distribution has been used for preliminary estimations of the two 
statistical moments of ion distribution, namely the ion projected range and the standard 
deviation about the mean. However, the Gaussian distribution is not a particularly good 
model to approximate the ion implantation profile in sub-50 nanometre devices. Since 
the main focus of this work deals with the scaling of nano-MOSFET devices right up to 
the end of semiconductor technology roadmap's prediction, it is a vital to implement the 
correct implantation model that describes the doping profile of such devices more 
accurately. 
The Dual Person statistical model (courtesy of the applied mathematician and 
statistician Karl Pearson) is a better description of the ion distribution as it includes the 
ion channelling effect in the silicon lattice in contrast to the simpler Gaussian 
distribution model, which is appropriate for another targets. Unlike the Gaussian 
distribution, however, the Person IV family of distributions require the third and fourth 
moments of the distribution in addition to the first and second moments. The first of 
these extra moments is the skewness of the distribution, which indicates the degree of 
departure from symmetry in the distribution. The second moment is kurtosis, which is 
the measure of how sharp the peak (leptokurtic) is, or alternatively how flat (platykurtic) 
the top of the distribution is. The measures of skewness and kurtosis have often been 
taken relative to the normal distribution. In this work, the shape of the channel profile is 
better described as leptokurtic rather than platykurtic (figure 4:6 in chapter 4). 
Since the Pearson distribution family is a better approximation to the doping 
distribution compared to the simple Gaussian mode, the Dual Person implantation 
model has been adopted for device process simulation in this work. Therefore we, will 
revisit some of the basic properties and equations of the dual Person statistical 
distribution. The Person distribution is given by the solution of the following 
differential equation: [3.24, 3.25, 3.26] 
df(x) _ ex - a)f(x) 
~- bo +b1x+bzxz 
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Where the coefficients (a, bo, b1, and b2) of the quadratic terms are constants that 
can be described in terms of the four moments calculated from an arbitrary 
experimentally obtained distribution f(x). The detailed solution and analysis of the 
deferential equation of f(x) (3.8) is given in references [3.24]. Tp~ first moment about 
the origin is the mean value (which is equivalent to the average projection range Rp), is 
given by (3.9) 
(3.9) 
The peak value of the ion concentration (No) is at the position determined by the 
projected range. The higher moments (m2, m3, and m4) are calculated about the first 
moment using equation (3.9). For most impurities these parameters have been tabulated 
as a function of implantation energies. The major early works on implantation by 
Gibbons et al [23J were based on a Gaussian distribution and applied to amorphous 
materials; it is not suitable for use in the implantation model adopted in this work. 
Other work on ion projection statistics calculation was reported by Peterson and 
Fichtner [27]. However, this work offers limited data for the indium impurity 
distribution properties within the silicon crystal. Therefore, it is necessary to estimate 
the Pearson distribution parameters for indium from the empirically calibrated equation 
which will be discussed in the next section. For this purpose the set of equations (3.10-
3.11c) were used. 
The general expression of the kth moment of the distribution about the average 
projection range, Rp , is given by 
(3.10) 
From which the standard deviation, Skewness, and Kurtosis of the distribution may be 
determined. 
Standard deviation (1p =fo; (3.I1a) 
m3 (3.11b) Y=-
a 3 Skew 
Kurtosis /3= m4 (14 (3.1Ic) 
The constants a, bo, bj, and b2 in equation (3.8) are, therefore, given in terms of the 
distribution moments described in (3.11a, b, c) as follows. 
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3.2.4 Diffusion 
a= 
m2(4/1-3y) 
1O/1-12y2 -18 
. rm; y(/1 - 3) 
a =b= 
o 10/1 -12y2 -18 
c= 
(2/1 - 3y2 - 6) 
10/1 -12y2 -18 
Chapter 3 
(3.12a) 
(3.12b) 
(3.l2c) 
Diffusion, from a device's fabrication point of view, accompanies every high 
temperature process step. The initial application of diffusion was for introducing 
dopants into a semiconductor material, changing the conductivity of a selected substrate 
region of interest; the formation of source and drain region of MOSFETs prior to the 
advent of implantation. The other process step that involves diffusion is the oxidation of 
the silicon surface, leading to the formation of the Si/SiOz interface [3.28]. This is 
usually accompanied by segregation which affects the doping profile of the interface. 
The diffusion process is also the responsible for doping redistribution during the post 
implantation rapid thermal annealing needed for the electrical activation of implanted 
ions [3.29]. 
As the energy of implantation and dose are vital parameters in the ion 
implantation process, the diffusion time and the temperature are the two major 
parameters governing the diffusion process [3.30]. Implantation of ions is usually done 
at room temperature. By contrast, the diffusion of ions needs a high temperature in the 
region of 800°-1200° centigrade [3.31] for silicon. In this work diffusion is mainly 
associated with the annealing process step. For example, in the formation of very 
narrow source and drain junction depths (jx ~ 20 nm), spike rapid thermal annealing 
(RTA) and damage recovery annealing after high energy (100-240keV) well and 
channel implantation were applied. In the final part of this section a brief overview of 
the basic equations and major types of diffusion are presented. For further reading and 
extensive discussions see the recommended references [3.29-3.30]. 
The diffusion equation used by the Taurus process simulator is based on Fick's 
law of solid-state diffusion given by 
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F=_D aN 
aX 
Chapter 3 
(3.13) 
Where F is the diffusion flux defined as the rate of ion transfer per unit area, D and N 
are diffusivity [cm2/sec] and ion concentration [atoms/cm3] respectively. The minus 
sign signifies that the direction of the flux is opposite to the direction of the gradient. 
Rearranging the terms, and considering the fact that the rate of change in concentration 
with respect to time and the decrease in flux with respect to depth of diffusion are equal 
(aN = _ aF ), equation (3.13) can be generalised to give Fick's second law of diffusion 
at ax 
given by: 
aN(x,t) = D a2 N(x,t) 
at ax2 
(3.14) 
In order to solve equation (3.14) various diffusion conditions have been considered. For 
example, concentration dependant diffusivity, constant diffusivity and temperature 
dependant diffusivity have all been studied [3.29]. 
In most cases of the present fabrication technology of CMOS devices, diffusion 
processes have been supplanted by ion implantation as the main method of impurity 
introduction to the silicon crystal. The main reasons for this were discussed above 
3.2.5 Diffusion and Defects, Object-oriented Simulator (DADOS) 
As CMOS devices are heading towards decananometer dimensions, variations in 
dopant number and their position in the channel will make device parameters vary from 
device to device. The threshold voltage and drive current variations are the most 
important parameters affected by this phenomenon. Information on the microscopically 
varying distribution of the dopants from realistic process simulation is vital in order to 
perform statistical device simulation. 
In a 'standard' statistical atomistic process simulation, a continuous doping 
profile (obtained analytically or by using PED based process simulators) is used to 
generate the random discrete dopant distribution in large samples of macroscopically 
identical but microscopically different devices, using a variety of stochastic techniques 
[3.32, 3.33 ]. In this work we explore the possibility of using DADOS [3.7] [3.34] as a 
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direct source of stochastic discrete dopants distribution for statistical atomistic device 
simulation. DADOS is an integrated part of the Taurus Process and Device simulator. It 
is a 3D atomistic process simulator based on the kinetic Monte Carlo algorithm 
designed to study the fundamental physical diffusion phenomena ; silicon. It performs 
atomistic level process simulation during the implantation and diffusion processes as 
they happen, i.e., it simulates the sequence of happenings (like point defect and 
emissions) at any given time and calculates At between individual events. That means 
the simulation time step is not constant [3 .35]. 
DADOS's integration to Taurus enables it to perform the complete atomistic 
process simulation steps (for example: implantation, deposition, annealing, oxidation) 
of realistic devices. Figure 3.4 depicts the 3D discrete doping profile of the 35 nm 
device, from which the dopant positions are imported from DADOS simulation. 
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Figure 3:4 Discrete dopant distribution imported from DADOS in to the 35 nm test MOSFET. The solution 
domain is 240x 150x35 (in nm) 
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3.2.6 Oxidation 
The oxidation process is one of the most important stc fls in semiconductor 
fabrication resulting in grow of insulators like silicon dioxide or silicon oxy-nitride. 
Insulating layers are mainly used in CMOS devices for the purposes of surface 
protection, passivation and as a gate insulator between the gate electrode and the silicon 
substrate. Dielectrics may be grown using wet or dry oxidation in an oxygen rich 
atmosphere or by the direct deposition method on the silicon substrate (chemical-vapour 
deposition in the conditions of low or atmospheric pressure or plasma assisted). Figure 
3.4 depicts the conventional oxidation process adopted in the standard Deal-Grove 
model [3.36]. 
In Taurus, the simulation of the oxide growth is based on the Deal-Grove model. 
The Deal-Grove model describes the different phases of the oxidation process which 
take place during device fabrication as illustrated in figure 3.5. 
Diffusion 
Concentration N 
----------2:;;----
2l; 
III III 
-·CD 
_________ JL=_ 
Silicon substrate 
L-____ --------~--------- -----------------
>< 
Figure 3:5 Illustration of the oxidation process adapted from [3.36] 
64 
Simulation Methodology Chapter 3 
The complete oxidation process has three main phases: the initial phase is the 
mass transportation of oxidant from a predefined ambient gas region to the vicinity of 
the silicon dioxide interface region in which the flux FJ is given by ~ = heN, - No), 
where h is gas-phase transport coefficient, Ng and No are the concentration of the 
oxidant in the ambient region and concentration of oxidant at the beginning of diffusion 
phase respectively. The second phase is the diffusion of the oxidant into the Si02 region 
that can be characterized by Fick's low of diffusion as 
F2 =D No - Ni 
Xo 
(3:15) 
where Ni is the oxidant concentration in the Si/Si02 interface. The final phase is the 
chemical reaction to form a homogeneous and perfect interface between the oxide and 
the silicon substrate. The chemical reaction that takes place on the silicon interface is 
given by the chemical equation, 02+Si ~ Si02 for dry oxidation process, where 02 is 
the oxidant. In the case of a wet oxidation process the oxidant is water vapour (H20) 
and the chemical equation is given by H20+Si~Si02+2H2. Further analysis and 
detailed explanations on oxidation process can be found in references [3.36, 3.37, 3.38, 
3.39]. 
3.2.7 Gate dielectric material 
Si02 has been instrumental in the advancement of CMOS technology in the last 
four decades or so. The resistance to high electric fields (-107V/cm), the near perfect 
interface property with silicon, and good dielectric properties are some of the key 
advantages of Si02. Despite all these qualities of Si02 as a gate dielectric material in 
CMOS devices, it may not be suitable for decanano-metre devices due to high leakage 
current induced by gate tunnelling through the very thin oxide and the increase in the 
probability of breakdown during operation. 
Therefore it is very important to replace Si02 with high-k materials in order to 
maintain the pace of MOSFET miniaturization. One of such materials is the silicon oxy-
nitride (SiOxNy) system, which has also been used by Toshiba in the fabrication of the 
35nm MOSFETs used in this work. Although its relatively low permittivity (4-7) means 
it may not be suitable for the late stages of 65nm technology node and beyond, it has 
been a better replacement for the conventional Si02 (£ = 3.9) in the 90 nm technology 
node and it is a promising candidate for 70 and 80 nm technology stages. To be 
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consistent with fabrication process of the realistic Toshiba device, SiOxNy has been 
adopted as the gate dielectric material rather than the conventional silicon dioxide for 
this project. 
In the case of the Toshiba device, the SiOxNy gate dielectric was grown by 
performing an NO (for nitridation) gas annealing on very thin (l-1.2nm) base oxide 
surface [3.1]. 2D growth of gate oxides of 1.2nm thickness in the process simulator is 
computationally time consuming. Therefore, a deposition technique was used during the 
device calibration process. 
However, by doing this one neglects segregation and the effect of stress on the 
process flow and eventually the likely effect of stress on the electrical characteristics of 
the devices during the device simulation is nullified. It should be also noticed that the 
permittivity of the resulting oxy-nitride system varies greatly with its stoichiometry. As 
the exact composition of the oxy-nitride is unknown, it may only be approximated. The 
approximation is given in section 4. 
3.3 Device simulation 
In order to understand the electrical properties of the modelled semiconductor 
devices one has to perform device simulations. Device simulation provides a clear 
understanding of general device operations, how the key parameters like threshold 
voltage, subthreshold slope, off and on currents behave in relation to device dimensions, 
and doping concentrations. It also provides microscopic information about potential 
carrier concentrations, field, and current distribution within the device. 
In this work, 2-D and 3-D device simulations techniques have been adapted in the 
process of calibration, scaling and the investigation of intrinsic parameter fluctuations in 
MOSFETs. In this section the basic governing equations are reviewed. A brief 
comparison of different approaches to device simulation and concise overview of 
physical models used in this work are presented. 
3.3.1 Equations governing device operation 
In the drift diffusion approximation, operation of semiconductor devices including 
MOSFETs can be described by using three main equations solved self consistently, 
which are the building blocks of computer aided device simulation tools. One of these 
fundamental equations is the classical Poisson equation that describes the electrostatic 
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potential distribution in the devices [3.12,3.40,3.41,3.42]. Despite the fact that the one 
dimensional Poisson equation is adequate to describe operations of the long channel 
devices, it may not be the case for the short and narrow channel devices. The electric 
field configuration in the latter case has a two/three dimensional pattern. Hence it is 
imperative to implement the two/three dimensional Poisson equation, which is given by: 
(3.16) 
The right hand term in equation (3.15) is charge density per unit volume, which 
is the combination of charges contributed by electrons and holes densities and ionized 
donors and acceptors. Therefore, the Poisson equation can be described in terms of 
mobile and fixed charges as: [12] 
(3.17) 
Where nand p are density of free electrons and density of free holes, N; and N~ are 
density of ionized donors and density of ionized acceptors. 
The other main equation is the current continuity equations, which is split in two parts 
3.18 and 3.19 for electrons and holes respectively. 
an 1 
-=-V1 -R +0 at q n n n (3.18) 
ap =-.!.V1 -R +0 at q P P P (3.19) 
The terms Rn • Rp and On • Op are the electron and hole recombination and generation 
rates respectively. The electron (In) and hole (lp) are the current density terms combined 
from the drift and diffusion current components of the respective carriers expressed in 
equations 3.20 and 3.21. The remaining equations describe the current flow and are in 
general derived from the Boltzmann transport equation using different degrees of 
approximation. 
(3.20) 
(3.21) 
Where Dn. Dp are electron and hole diffusion coefficients of electron and hole 
respectively. In summary, Poisson's equation describes the charge distribution in the 
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semiconductor devices and the continuity equation treats the transport property of 
carriers and the current generated by the dynamics of these carriers. 
3.3.2 Comparisons of the diverse approaches to transport simulation 
More complex but time consuming quantum techniques like non-equilibrium 
Green's function (NEGF) [3.43][3.44] and Wigner-function [3.45][3.46] are beyond the 
scope of this work. Therefore, this work focuses mainly on the classical simulations 
with quantum corrections which may be implemented to capture some of the quantum 
mechanical effect on sub 100 nm MOSFETs. Generally there are three main categories 
of device simulation methods applied to TCAD, namely the drift diffusion (DD), the 
hydrodynamic (lID), and the Monte Carlo (MC) device simulation approaches. 
Figure 3:6 illustrates the hierarchy and the relative accuracy of the 
approximation of the carrier transport by the different device simulation models [3.47]. 
Since detailed analysis of these models is not the intention of this work, only a 
comparative over view of the leading concepts of the three (highlighted in figure 3:6) 
main approaches will be discussed. 
One of the three main streams of device simulation approaches is the Me. It is a 
particle approach that combines periods of deterministic free-flight with stochastic 
scattering process implemented to approximate carrier dynamics in MOSFETs. Me uses 
random number generator to calculate the stochastic motion of particles and their scattering 
mechanisms [3.47]. The bigger the statistical sampling of the particle motion the better Me 
simulation approximates the distribution function. 
There are different types of Me simulation methods (single particle, ensemble, and 
self consistent Me). For device simulations the self consistent Me approach is suitable, 
since it solves the poisson equation self consistently to determine electrostatic potential 
distribution in the device. Me simulation does not make any assumption about the 
distribution function to approximate the carrier transport [3.47] [3.48] and the carriers are 
considered as a particles rather than as a fluid, which makes the Me approach more general 
and accurate in approximating the carrier transport than the other two approaches. 
The second approach to device simulation is the HD. In addition to the charge 
conservation approach inherent in the DD model (explained next), the HD model 
incorporates conservation of momentum (P) and energy CW) [3.49]. This will give the HD 
approach a better approximation of the carrier energy and temperature gradient than the DD 
approach. However the HD model has its own limitation. The problem with HD approach is 
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an over-estimation of the carrier velocity, hence unphysical high drain current in the 
saturation region. 
Boltzmann Equation 
Quantum Approaches 
Monte Carlo particle 
Approaches 
Moments of Boltzmann 
Equation 
(Hydrodynamics and 
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Approaches) 
Drift Diffusion 
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1 
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Figure 3:6 Hierarchy of the semiconductor device simulation models (after Ravaioli [3.47]). 
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The third approach is DD. As the name of the model suggests, DD model is solving 
the current continuity equation, by blending together the drift and diffusion components of 
current densities coupled with Poisson equation. Although it has been placed on the fourth 
level in the hierarchy of device simulation models as shown in figure 3:6, DD is by far the 
oldest and most used model for device simulations compared to the other two approaches. 
The main difference between the DD and the other two device simulation approaches, 
which are highlighted in figure 3:6, is the manner they solve the Boltzmann transport 
equation (BTE) in order to approximate the carrier transport and kinetic energy densities. 
The generalized (implicit) form of BTE is given in [3.50] as: 
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aF F af 
-+u,Vrf+ .VpF=-a +S(X,p,t) 
~ tc 
(3.22) 
where r is the particle position, p is the momentum, F is the electric field and the right 
hand side of the equation describes all the scattering and collision events. The solution 
of BTE is the distribution function if) with seven dimensional spaces. [3.51] 
The DD approach is based on the assumptions that electrons are in thermal 
equilibrium with lattice temperature, therefore the continuity equation is based on the 
conservation of charges given by 
an/at = V.( nv) (3.23) 
but at high electric field-region carriers gain more kinetic energy influenced by the 
strong field. This affects the average carrier temperature which is directly proportional 
to the thermal kinetic energy (f TkB )· As a result of an increase in the average total 
energy (fkBT +tmv2), there will be a high carrier temperature and velocity overshoot. 
As reported in [3.52] it is possible that the carrier temperature could reach up to 
twice the lattice temperature. Generally speaking the DD model does not estimate the 
carrier velocity properly [3.53], which results in drain current underestimation. The 
other assumption made by the DD model is to neglect the external forces during the 
calculation of carrier energy. This means the carrier energy is approximated solely on 
the basis of the local electric field [3.51] [3.54] but it depends on the global transport 
state of the inversion layer [3.47]. 
3.3.3 Implemented physical models 
The device structure that will be used as a prototype model for device simulation 
is process simulated based on the continuous doping process. The introduction of 
discrete doping and atomistic aspect of device simulation will be discussed elsewhere in 
the thesis. Information of the device structure and doping profiles were fed into the 
device simulation models as an input. The drift diffusion approach has been used 
predominantly in the project as a compromise between accuracy and the computational 
demand of the 3D statistical simulations of intrinsic parameter fluctuations effects. The 
perpendicular electric field, the parallel electric field, and the concentration dependant 
mobility models were used. We have also used a modified local density approximation 
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(MLDA) model to approximate the quantum mechanical effect in the simulated deep 
sub-micron devices. The brief review on each of these models has been presented. 
3.3.2.1 Concentration dependence 
The concentration dependence of the carrier mobility is described by Caughey-
Thomas's [3.55] empirical formula given by 
fln (x, y) = flmax - flmin + fl . 
,p l+(N(X,y)]an,p nun 
Nref 
(3.24) 
Where, I'max and J1,nin are the maximum and minimum mobility respectively. Nref 
is the reference impurity concentration used in the analytic mobility model. With the 
exception of N(x,y), which depends on the local carrier doping concentration, all other 
parameters are estimated empirically by fitting to a measured data. Using default values 
in calibration process without modifications has been found to be a difficult job. In 
particular getting the right output drain current in the saturation regime was very 
challenging. In some cases a slight modification to the default constants given in table 
3.1, which are related to the carrier mobility, was made in order to better approximate 
the drive current. 
One reasonable explanation for the problem which occurred when the default 
fitting values are used to calibrate electrical characteristic of the device structure 
obtained from process simulation with the experimental data, is that there might be a 
mobility enhancement during the fabrication process of the Toshiba 35nm device. It is 
reported in [3.56] that a stress effects from side well, optimization of channel doping 
profile, and mechanical stress from the top gate layers could enhance the carrier 
mobility of the devices. Furthermore, it is important to note that all these parameters are 
fitting parameters calculated from the experimental data. 
Ilmin Ilmax Nref 
[cm2Ns] [cm2Ns] [/cm3] ~ 
Taurus device (Default) 55.24 1429.23 1.072xlO17 0.73 
Caughy-Thomas 65 1330 8.5xlO
16 0.72 
This work 60.24 1429.23 1.072xlO
17 0.65 
Table 3:1 Fitting parameters of concentration dependant mobility model 
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For the sake of clarity, default values for Taurus device simulator, and the original 
values estimated numerically in [3.55] are given in table 3.1. With the exception of ~, 
all the default fitting parameters recommended in the Taurus device simulator have been 
maintained as they are specified in table 3.1. During the device simulation of the 35nm 
Toshiba device, we have changed ~, for n-type MOSFET, from its default value of 0.73 
to 0.65 in order to calibrate the saturation drain current with the experimental data. 
Nevertheless, to be on the safe side it is useful to test the effect of ~ on the 
qualitative behaviour of the universal mobility curve by plotting the empirical 
expression (3.24) for various values of ~. against the experimental data [3.57]. Figure 
(3.8) shows a plot of doping concentration against the carrier mobility for different 
values of the ~ in comparisons with the experimental and mobility data from Medici 
device simulator. As seen from figure 3.7, by changing the value of ~ between 0.65-
0.73 will not alter the qualitative property of the universal mobility curve. Therefore the 
fitting value of ~. can safely be optimized within the reasonable range given above 
with out distorting the behaviour and the fitting accuracy at the model. 
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Figure 3:7 Concentration dependant mobility model with various values of a;. comparing with the default 
values given in the Taurus device simulator. The star and open square represents calculated values of mobility 
using a;. values of 0.7 and 0.65 in equation (3.15) and the continues line denote the mobility values as a 
function of carrier concentration specified in Medici device simulator. 
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3.3.2.2 Perpendicular Electric-Field Dependence 
The perpendicular electric-field dependence of the carrier mobility accounts for 
the mobility reduction due to interface roughness scattering. The model used is based on 
the works of Yamaguchi [3.58]. The original model was proposed to treat the mobility 
as function of both parallel and perpendicular fields which is given by 
(3.25) 
In the Taurus device simulator, equation (3.25) has been modified as shown in (3.26) so 
that it will take in to account only the perpendicular component of the field. 
(3.26) 
Where g = (1 + aE.1rO.5 accounts for the property of the surface mobility and a is a 
fitting parameter determined from the experimental data and is estimated as 
1.539xlO-5 cmlV for n-channel device and 5.35 X 10-5 cmlV for p-channel devices. Ell 
and E.1 are the parallel and perpendicular electric fields respectively. 
3.3.2.3 Parallel Electric-Field Dependant Mobility Model: 
The parallel electric field dependence of the mobility model is modified using 
the expression reported in [3.55] given by: 
P = Po 
p1+(:r (3.27) 
Where E and Ec are the electric field and critical electric field and Jio = vsat I Ec is low 
field mobility for constant concentration. In Taurus Device simulation software 
equation (3.27) is modified to accommodate saturation velocity and the parallel electric 
field component in a modified form given as 
Ji = Jis 
PI + (JisEI/ )P 
vsat 
(3.27b) 
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Since the doping concentration is not constant flo is replaced by j.1s, which may take into 
account the carrier scattering effects. The constant f3 = 1 for holes and f3 = 2 for 
electrons are determined by fitting to experimental data [3.55]. 
3.3.2.4 Quantum Mechanical Effect - Modified Local Density Gradient Approximation 
Quantum mechanical (QM) effect has a big influence on the operation of nano 
scale CMOS device parameters and their electrical characteristics. The miniaturization 
of electronic devices to a physical gate length of 7nm at the end of current ITRS 
roadmap demands extraordinarily thin gate oxide (0.5 - 0.6nm) and very high channel 
doping (well above the solid-solubility limit of known dopants in silicon). This creates a 
strong electric field (aE ::::: qNa ; E oc _1_) responsible for the quantization of carrier 
ax CSi tox 
motion in the direction normal to the interface [3.59]. This quantization of carriers 
influences the device behaviour by, for example, increasing the subthreshold voltage 
and decreasing the drive current of MOSFETs. To account for the QM effect during the 
calibration and simulation of scaled devices, the modified local density gradient 
approximation (MLDA) [3.60] has been included. 
3.3.2.5 Glasgow Atomistic Device Simulator: 3-D 
In order to investigate the intrinsic parameter fluctuations due to the discreteness 
and randomness of dopants position and their number, the Glasgow atomistic device 
simulator has been employed [3.9][3.33][3.61]. The 3-D Glasgow atomistic simulator is 
based on the drift diffusion approach to solve the semiconductor equations (Poisson and 
current continuity) with a quantum correction (density gradient). 
To perform 3-D atomistic device simulation, the discrete random doping 
distribution of devices must be generated. It can be generated from the continuous 
doping profile by placing the dopant atom on the node and then deciding (by a rejection 
technique) whether the placed atom is a silicon or a dopant by using the probability that 
a dopant exists at a particular node (p = Na V). Alternatively, the discrete doping profile 
can be extracted from the output device structure obtained by DADOS process 
simulator (for further explanation see section 3.25). 
Furthermore, the 3D Glasgow atomistic device simulator is fairly generic. It can 
be adapted to perform atomistic device simulation on device structures different than the 
conventional MOSFET ones. For example, the silicon on insulator (SOl) [3.62] and 
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double gate devices have been investigated for intrinsic parameter fluctuations [3.63]. 
Recently, the density gradient transport model has been incorporated to the 3-D 
atomistic device simulator so that it is possible to investigate the quantum mechanical 
effect in the presence of discrete random dopants in decanano devir~8 [3.64]. Practically 
the major causes intrinsic parameter fluctuation, for example LER, random dopants, and 
oxide thickness fluctuations can be simulated using the 3-D Glasgow atomistic device 
simulator. 
3.4 Chapter summary 
In this chapter, the main simulation methodologies and TCAD tools have been 
described. This includes the explanation of the fundamental concept of an integrated 
process and device simulation in 3D. It has been illustrated in detail how different 
TCAD simulation tools are systematically used during the process of this research work. 
By doing so, we have introduced a consistent process and device simulation approach 
for investigating the intrinsic parameter fluctuation due to the random dopants position 
and number in scaled devices according to the technology roadmap. 
Comparative descriptions of the mainstream approaches of solving the 
semiconductor equations are presented. While the particle based Monte Carlo device 
simulation approach captures more accurately the high-field carrier transport the 
hydrodynamic model over-estimates the drive current. Although drift-diffusion is most 
suitable for the long channel devices, with the introduction of quantum correction it can 
captures reasonably well both the electrostatic behaviour and the properties of carrier in 
the saturated region. 
When the dimensions of semiconductor devices decrease the electric field 
distribution increasingly shows two/three dimensional characteristics. This is due to the 
inhomogeneous property of the parallel electric field in the depletion region. Therefore 
the consideration of both the parallel electric field and the perpendicular electric field 
mobility model is important. In addition, to account for the spatial variations of carrier 
concentration, the concentration dependent mobility model has been used. Finally 
quantum mechanical effects have also to be taken into account by including the local 
density gradient approximation model. In the next chapter, the implementations of all 
the methodologies, which have been discussed here, are presented. 
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4 
Scaling of the Conventional MOSFET Devices 
The previous section outlined the integrated process and device simulation 
methodology that has been followed throughout this research in the modelling and analysis 
of real 35 nm MOSFETs. This chapter deals with the implementation of this methodology 
and the scaling of the 35 nm transistor to its ultimate limits. The first section presents the 
general concept of the calibration process and the practical steps which have to be followed 
to achieve both a good understanding of the device structure and good agreement with the 
measured device characteristics. The structure and the electrical properties of the well-
calibrated 35nm CMOS device which is used as a starting point of the scaling study is 
presented in the second section. Section three describes work on the scaling of the 
MOSFETs based on predictions for the future four generations of technology nodes by the 
ITRS. Additionally, the device structures and the electrical and physical properties of the 
scaled devices have been analysed. Further discussions and conclusions are presented in 
the last section of this chapter 
4.1 Calibration strategy and its role in device simulation 
In general, calibration is a process in which the parameters used in the simulation are 
tuned to deliver repeatable results in all simulation conditions within the space of 
reasonable input parameters [4:1] [4:2]. 
In device simulation, the calibration process helps to validate our physical models by 
comparing simulated results with real device characteristics. Hence, the calibration process 
from the device simulation point of view can be defined as a methodical approach which 
leads to the synchronisation between the simulation results and valid experimental data. 
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This matching process is very important in order to validate the simulation results , 
to build confidence in the models and to allow reliable analysis based on these results. 
Therefore, the aim of calibration is to tune the model parameters in order to produce 
simulation results which are as close as possible to the experimental data. At the same time 
it is very important to make sure that all the input parameters that have been used and 
tuned in the calibration process are physically meaningful, leading to trustworthy 
simulation results. 
Therefore, a carefully and systematically executed calibration is the stepping-stone to a 
successful device simulation and modelling strategy. This means that calibration plays an 
important role in the device simulation practice. One of the advantages of device 
calibrations is the possibility of implementing various physical models with different 
degrees of complexity. Unfortunately, all the models typically available in TCAD tools are 
not expected to give identical simulation results for the same devices structure. At the same 
time, some of them are not sufficiently robust to be applied in the simulation of nano-scale 
MOSFETs. 
Hence, to stick to a particular model throughout the simulation practice independent of 
the device size or the bias conditions is highly unwise. It is always important to evaluate 
the available models and it is essential to perform a test in order to select an optimum 
simulation model both in terms of accuracy and computational efficiency 
Through device calibration it is possible to achieve both accurate and physically 
meaningful simulation results. This in tum can empower the technologists and the device 
engineers to develop the optimum device structure and the corresponding fabrication steps 
that can deliver the desired electrical parameters . It is important to note that the default 
parameters in the relevant TCAD tools are not always optimal for particular types of 
devices and as a rule do not deliver good agreement with the experimental data straight 
away unless calibration has been performed systematically and thoroughly. 
In order to achieve a reliable and effective simulation based device scaling, a 
systematic calibration methodology has been developed and applied in the course of this 
work, which is outlined in the next subsection. 
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4.1.1 Systematic calibration 
It is a good strategy in the calibration process to start from the simplest physical 
model and work up the ladder to the more complex and comprehensive models. Although 
simple models are inherently attractive because of a small number of input parameters and 
computational efficiency, in most cases they can only provide basic qualitative and semi-
quantitative results. The introduction of more complex models is usually needed to 
improve the quantitative agreement. Therefore a hierarchical strategy can be applied to the 
device calibration process without compromising its final outcome. 
The calibration starts with the gathering of all the important available information 
about the structure and the characteristics of the calibrated device. The careful analysis of 
the device structure and characteristics provide indications about the appropriate models. 
The choice of appropriate physical models prompts the beginning of the calibration 
processes. 
The overall calibration strategy is illustrated in figure 4: 1. Detail of the important 
calibration steps with the corresponding models of choices, will be discussed in the next 
three sections. The systematic calibration methodology illustrated in figure 4: 1 can be 
summarised in to the following 6 step algorithm. 
1 Start from the simple operation conditions which can be reproduce by simple 
models, for example, low field part of the /- V characteristics which can be 
described with constant mobility models. 
2 Adjust the channel doping profile and the halo-doping concentration at constant 
mobility to capture the device electrostatics by matching the threshold voltage 
Vr and the subthreshold slope-So Test the effect of quantum corrections on Vr, 
3 At low drain voltage increase, the complexity of the mobility model to capture the 
perpendicular electric field and concentration dependence of the mobility 
4 At high drain voltage refine the doping profile to capture the drain induced barrier 
lowering (DIBL) effects and introduce the lateral field dependence of the mobility 
to capture the velocity saturation effect 
5 Examine the impact of non-equilibrium transport by switching-on hydrodynamic 
tools 
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6 Compare the simulation result with the experimental data and analyse the 
developing variation between the two. If errors are outside of margin of 
tolerance, go back to the starting point or to a relevant calibration step for the 
necessary input parameter adjustments. 
Extract the experimental data 
(Lg' lox' Nd N"ix' Id-Vg' IdYd) 
Prepare an input file 
Refine the file step by step as 
required 
Adjust the vertical 
and halo doping 
concentration Start from low field mobility model 
No 
v, 
We" Calibrated 
device MODEL 
s 
SUBSTRATE 
No 
No 
No 
D 
Adjust the low field Mobility 
parameters (MUNO, GSURFN) 
Adjust the vertical field 
dependence (ECN.MU) 
Adjust SID doping 
Adjustjx 
Check Vsat, BET AN 
Change the model 
Check for QM effect 
Consider SID resistors 
Scale the device and 
perform device 
simulations 
SUBSTRATE 
Figure 4:1 Flow chart that illustrates the systematic calibration methodology 
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4.2 The structure of the real 35 nm gate length MOSFET 
This subsection introduces the structure and the critical design parameters extracted 
from the 3S nm gate length MOSFET fabricated by Toshiba which has been used as a 
reliable experimental source for calibration of the simulator tools applied in this project. 
The quality of the experimental data is crucial for the successful calibration. Some of the 
most important parameters for the above device presented in table 4.1 below have been 
carefully extracted from published data [4.3] and from private communication with the 
authors. 
Figure 4:2 Transmission electron micrograph (TEM) photograph of the 35 nm n-channel device from which 
all data and process information have been obtained for this work. Reference [4.3] 
In respect of the channel profile engineering of the 35 nm transistor, the authors of 
[4.3] have investigated three different cases of indium implantation in order to establish the 
optimum doping profile for their n-channel MOSFET. The first case introduces a high dose 
of indium implantation with no halo doping. The second case introduces intermediate 
channel dose and intermediate halo doping concentration. The final case introduces low 
dose of channel implant and high dose of BF2 halo implantation. The implantation 
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conditions in the above three cases have been simulated based on the information provided 
by the authors of [4.3]. 
A significant effort has been invested in reproducing a realistic device structure 
usmg proper process simulation steps. Figure 4:2 shows the transmission electron 
microscopy cross-section view of the Toshiba 35 nm physical gate length MOSFET, from 
which the essential structural data were extracted for the calibration process in this work. 
The extracted structural data are summarised in table 4: 1 for both n- and p-channel 
devices. The corresponding electrical parameters are summarised in table 4:2. Although 
the 35 nm gate length transistor is not specified explicitly in the ITRS, its electrical and 
structural parameters are very close to that of the 37 nm physical gate length MOSFET 
which is required for late stage of the 90 nm technology node. 
Junction depth Oxide thickness SID doping Channel doping Halo doping 
Xj [nm] tox [nm] [ionlcm2] [ionlcm2] [ionlcm2) 
n-MOSFET 20 1-1.2 
Unpublished 
1.0 - 5.0 XlO 13 < 3.0 xlO13 
data . 
Unpublished 
1.0 - 4.0 xlO13 
Unpublished 
p-MOSFET 33 1-1.2 
data * data * 
Table 4:1 Important device dimensions and doping information of the 35 nm gate length p-type MOSFET. 
Threshold Subthreshold Subthreshold Saturated drive 
slope leakage current 
Supply voltage 
current voltage [mY] [mY] [mY/dec] [nAillm] [IlAIllm] 
No data 
n-MOSFET 86.1 100 850 676 
available 
Not data 
p-MOSFET 92.3 100 850 272 
available 
Table 4:2 Electrical parameters of the realistic Toshiba 35 nm gate length n-type MOSFET 
• Unpublished data have been obtained through personal communication with the authors. 
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4.2.1 The Doping profiles of the channel, and the source and drain extensions 
In the course of this work, the initial target of the process simulation was to calibrate 
the process simulation sequence performed with Taurus Process, a commercial simulation 
tool, in order to reproduce source and drain extension doping profiles of the experimental 
device. The amount of doping and its distribution in the active region of the MOSFET is a 
critical factor determining the operation of device. 
The short channel effects in decanano meter scale transistors are a major limitation that 
hinders the scaling of these devices . The main approach to suppress short channel effects is 
to increase the doping concentration in conjunction with optimum channel doping profile 
engineering. It is therefore very important for the calibration of the electrical simulation to 
obtain the correct channel doping profile from realistic process simulation. 
Plior to proceeding with the calibration of the process simulation, it is important to 
study and review the detailed doping profile for 35 nm MOSFET in both the channel 
region and source/drain extensions. Indium (In) and arsenic (As) have been implanted to 
give a super retrograde (low-high-low) channel profile in both n-MOSFET and p-
MOSFET respectively. For source and drain extensions fonnation, (As) for ll-MOSFET 
and boron (B) for p-MOSFET were implanted. 
The study of the channel In profile of the n-channel MOSFET, suggests that the 
channel doping profile (figure 4.4) doesn't follow closely a nonnal distribution typical for 
ion implantation and the follow-up rapid thermal annealing (RTA) steps. This complex In 
profile is difficult to reproduce in the process simulation. The main reason is that realistic 
models for In implantation and diffusion were not included in Taurus process simulator at 
the time of this work. The process that causes the tailing in the indium distribution on both 
sides of the peak during the RTA are not well understood. This might be one of the reasons 
why it is not incorporated in Taurus process simulator. 
We have, therefore, adopted a pragmatic approach when simulating the In distribution 
in the channel. Based on the complexity of the In doping profile of the 35 nm device; we 
can make two pragmatic observations regarding the doping profile of the channel region: 
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1. The final In doping profile in the channel of the 35 nm device including the tailing 
of In profile due to transient effects during RTA in the real fabrication process 
could be achieved by perfonning two 'virtual' ion implantations. The result of 
these successive implantations and diffusion during the RTA delivers the In doping 
profile measured in the channel region of the transistor. Each implantation has 
different parameters, including dose, energy, projection range, and the standard 
deviation. 
2. The doping profile associated with each of these 'virtual' implantations has a nearly 
Gaussian distribution (figure4:3). This pragmatic approach gives as an opportunity 
to establish two sets of Gaussian distribution parameters that may characterize the 
ion distributions resulting from the two 'virtual' implantation steps. The sum of 
these two distributions provides an initial approximation to the measured In doping 
distribution. 
4.2.1.1 Initial estimation of implantation parameters 
Following the pragmatic approach for modelling of the In distribution outlined in 
the previous section, the two Gaussian distribution functions, which represent the two 
'virtual' implantations, are given by equations 4.1 and 4.2. 
~ (x) ~ no< exp[ - ~( X-:Pl J] 
~(x) ~"wexp[ -i( X~~P2 J] 
(4.1) 
(4.2) 
The two Gaussian distributions have different projection range Rp)' Rp2 standard deviation 
0"),0"2 and doses related to the maximum concentrations nO)' n 02 ' The task is to deduce the 
above parameters from the experimental distribution, so that the calibration process can be 
perfonned progressively. 
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The deduced values for projected range, standard deviation and doses can then be 
applied in the process simulation using for example the popular Dual-Pearson implantation 
model. 
We expect that this approach will provide a reasonably good approximation to the 
final doping profile implantation parameters, reasonably close to the measured In 
distribution in the channel. The schematic illustration of the two Gaussian distributions is 
shown in figure 4:1. By observing the individual properties of these distributions and their 
amalgamated effect on the final profile after implantation and annealing, it is reasonable to 
suggest that the narrow Gaussian (denoted as Gaussian_I) influences the peak shape of the 
doping distribution in the neighbourhood of the maximum concentration located at the 
projection range (RpJ ), On the other hand the wider Gaussian (denoted as Gaussian_2) is 
affecting the exponential tail of the doping profile, which mainly happening due to the 
channelling [4:4] and transient diffusion during the RT A. 
6 x 10
18 
5 
1 
50 
Gaussian 1 
100 
Depth [nm] 
200 
Figure 4:3 Two Gaussians are illustrated with their corresponding projection rage, ( RpJ and Rpz) and 
standard deviations (oJ and o2).These two curves represent the two arbitrary Gaussians distributions. given 
by equations 4.1 and 4.2. The point of this figure is to illustrate the practical approach, which highlights that 
the combined effect two virtual implantation may yield the final doping profile of the channel implantation. 
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The curve defined by the sum of the two equations in (4.1,4.2) has been fitted to 
the measured experimental data presented in figure 4:4 below. As a result of this fitting, 
one can determine the preliminary values of the parameters of the two equations, which 
later will be empirically tuned to mach the measured In distribution after the implantation 
and the annealing steps during calibration. The parameter values that are given in table 4.3 
correspond to the fitted curve shown in figure 4:4. These values are not the final results of 
the calibration process. But they give a reasonable initial distribution of the channel 
dopants for the calibration process, which will then include further dopant redistribution as 
a result of post implantation annealing and other high temperature fabrication steps. 
* Exiperimental data 
- Fitted curve (Equation 4.1 & 4.2) 
--------------------I 
: Estimated R p 
1 017 ...L-.:---r----r-"--'T'-~--,---r-----r-..,___,___,_-
30 60 90 120 150 o 
Depth [run] 
Figure 4:4 The sum of the two Gaussian equations in 4.1 and 4.2 is fitted to the Experimental data in order to 
approximate the combined projection range and standard deviation. The symbols represent the measured 
Toshiba data and the line represents the sum of the two equations. The approximated values obtained from 
this fitted curve are given in table 4:3 
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As one can notice from the figures in table 4:3 below, the error margins for 
standard deviations are slightly higher than the error margins of the maximum 
concentration and the average projected range value. On the other hand, the error margins 
for the average projection range and the maximum concentration are within a reasonable 
tolerance range. We can adjust the standard deviation as well as the other parameters of the 
distribution in order to match the experimental data. The process continues until optimum 
value of each parameter of the ion distributions. It is also reasonable to say that the 
calibrated results shall reflect these error tolerances. 
Gaussian _1 66.8 ± 0.3% 1O.2± 5% 
Gaussian _2 63.4 ± 1.4% 41.7 ± 7.137% 
<P-Dose 
[ions/cm2] 
nOl & n02 
[ions/ cm3 ] 
5.3x1018 ± 2.2% 
2.4x1018 ± 1.4% 
Table 4:3 Initial estimation of numerical values obtained from the curve fitting of the two equations (4.la, b) 
to the experimental data of the Toshiba device. The fitted curve is illustrated in figure 4.3 with the highlight 
of the projection range 
In addition to the values given in Table 4:3 for the corresponding ion range 
distributions of the two virtual implantations, it is also possible to analytically approximate 
the resultant values of the two distributions. Using equations 4.1 and 4.2 in conjunction 
with parameters in table 4.3 the overall ion projected range, standard deviations, and the 
total ion dose have been presented in the next section. 
4.2.1.2 Analytical calculation of Rp,O'p and f/J of the two Gaussians 
In order to compare extracted parameters with the experimental values it is useful 
to find the combined Rp, O'p and f/J. The resultant projected range can be calculated as the 
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first moment of the combined two Gaussian equations integrating from the Si/Si02 
interface (y = 0) to the device depth y = 0.16 Jlm used in the simulation domain. 
1 00 
Rp = <I> f xf(x)dx 
-00 
[ 
[ ( 
8 
) 2J [ ( 2J  160E-7 _.!. x-66. E-7 _.!. x-63.4E-7 
= ~ f x 5.3xlO"e 2 10.2£-7 +2.4xlOI8e ' 41.7£-7) dx (4.3) 
= 67.29nm 
The total dose (<I» can be estimated as the integral of the sum of the two 
distributions given by equations 4.1 and 4.2 
[ 
[ 
1 (X-66.9E-7)2] [ 1 (X_63.4E-7)2]] 
<I> = j 5.3xlol8 e -, 10.2£-7 + 2.4x1018 e -, 41.7£-7 dx 
(4.4) 
:::: 3.7xl013 [ions / cm2 ] 
This determines the total dose of indium in the channel, which is 3.658xlO13 
ions/cm2• The estimated dose of the implantation is well within the range of the 
implantation used in the fabrication of the Toshiba devices published in [4.3], which is in 
the range of 1.0 _5.0xlO I3 ions/cm2, 
The standard deviation of the combined distribution is the square root of the second 
moment of the ion distribution given by (Jp =.;;;; and can be calculated by using the 
analytical expression for the standard deviation as shown in equation 4.5: 
[ 
16OE-7 ( 1 (X-66.8E-7)2 I(X-63.4E_7)2J J~ 
IT, ; ~ f (x- R,)' 5.3XJ018 e -, 1"£-7 + 2.4xJ018 e -, 41.1£-7 dx (4.5) 
= 34.8nm 
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4.2.1 .2 Calibrated channel doping profile: n-MOSFET 
The In distribution in the channel obtained as a result of the complete process 
simulation is illustrated in figure 4:5. The analytically calculated projection range of the 
two combined Gaussians (see figure 4.4) and the simulated projected range of the doping 
profile, shown in figure 4:5 are 66.8 nm and 65.7 nm respectively. The analytically 
calculated and the simulated values of the projection ranges are slightly bigger by 2.77% 
and 1.107% respectively compared with the measured value of 65 nm. Therefore the 
calculation of Rp from our empirically fitted curve is in a very good agreement with the 
measured projected range of indium ions in the real 35 nm transistor. 
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Figure 4:5 The resultant (calibrated) channel doping profile of n-channel MOSFET, approximated from the 
two Gaussian distributions given by equations 4.1 and 4.2. The figure on the right is obtained from the cross 
section along the vertical position at the axis denoted A-A. 
During the calibration process, the projected ranges and the standard deviations, 
which are approximated by equations in 4.1 & 4.2, have been further adjusted in order to 
obtain a good agreement between the simulated and the experimental ion distribution in the 
channel region of the device. This is necessary because the distribution of In ions after the 
implantation evolves as a result of the diffusion associated with the RTA. 
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The image on the left side of figure 4:5 illustrates the 2D indium doping profile of 
the calibrated n-MOSFET. The maximum concentration of indium implantation in the 
range of 7.5-8.5xlOI8 fcm3 is located at the average range of implanted ions along the 
incident-beam direction. As it can be seen from the I-D pl( f the In doping profile 
illustrated in figure 4:6, there is an excellent agreement between the simulation and the 
measured data. The I-D profile plot is obtained from the cross-section (A-A) at the middle 
of the channel from the simulated 2-D channel profile shown on the right side of figure 
4:5. 
1 E21 
Source and drain extentions (As) and 
/ Channel Implantation (In) profiles 
Resultant 
.1R = 6S.7nm 
II 
• Indium - Toshiba 
-0- Indium - This work 
* Arsenic - Toshiba 
-*- Arsenic - This work 
1E17~~~~'-~'-~'-~'-~'-~'-~'-~ 
0.00 0.02 0.04 0.06 0.08 0.10 0.12 0.14 0.16 
Vertical Depth blm] 
Figure 4:6 The calibrated doping profiles of the channel (indium dopants) and the Source and drain 
t . ( . ' d t ) The square and star symbols represent the measured data of indium and arsenic ex enSlOns arsemc opan s . 
re t · I Th ondl'ng simulation results are indicated by open circle and (*) spec lve y. e corresp 
A continuous In doping profile in the channel region shown on figure 4:5 closely 
approximates the optimum from the design point of view, has a low-high (retrograde) step 
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doping profile illustrated with a dash line [4.5] [4.6] [4.7]. The higher In concentration in 
the substrate effectively suppresses short channel effects while the low concentration close 
to the Si/Si02 interface controls the threshold voltage and improves the mobility. 
The shallow junction formation process involves a short thermal annealing time (-1 
sec or less) and relatively high temperature (-1085°C) after the arsenic dopant 
implantation. The straightforward process simulation of the extensions gives a good 
agreement with the corresponding measured doping profile. The source and drain p-n 
junction at the extensions is about 20 nm deep. The fully calibrated process simulation 
results for the doping profile of indium in the channel and the As in the source and drain 
are presented in figure 4:6 above. 
4.2.1.3 Calibrated doping profile: p-MOSFET 
Despite the absence of experimental data for the doping profiles in the 35 nm p_ 
channel MOSFET from the process simulation, using standard models for implantation and 
diffusions of the dopant involved, a reasonable device structure has been achieved. This is 
confirmed by the simulation results of its electrical characteristics, which are in good 
agreement with the measured data. The complete calibration results for both n-channel and 
p-channel devices will be discussed in detail in subsequent sections. For completeness in 
this section we present the arsenic doping profile in the channel of the p-channel 
MOSFET. 
The top section of figure 4:7 (cross-section BB) depicts the As doping profile in the 
lateral direction while the plot on the right hand side of figure 4:7 (cross-section CC) 
shows the doping profile in a vertical direction at the middle of the channel. Although the 
channel doping profile is close to a Gaussian distribution, it has features of a retrograde 
doping profile, with a relatively low concentration of arsenic near the Si/Si02 interface in 
the channel region and a maximum concentration located deep in the substrate of the 
device. The maximum concentration of arsenic in the channel is approximately 
2.3x1018ions/cm3• As expected the extension junction depth (-28 nm) of p-channel device 
is bigger than that of the n-channel device (-20 nm). 
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Figure 4:7 2-D illustration of continues doping of the channel profile of the p-channel MOSFET (a), I-D 
doping profile of As in the lateral direction (cross-section BB) and the channel doping profile in the 
transverse direction (cross-section CC). 
4.2.2 The halo doping and weJJ implantation of the n-channel MOSFET 
With the scaling of transistors to sub 50 run gate lengths, the short channel effect 
(SeE) becomes a more dominant problem for conventional MOSFETs architectures. A 
negative threshold voltage shift with respect to the long channel devices, punch-through 
and an increase in off-current (sub- threshold current) are some of the adverse 
consequences of SeE in nano-scaled devices [4.8]. In order to reduce SeE, high dose 
retrograde channel doping and halo doping implantation techniques have been used in the 
process of channel engineering to manufactured the Toshiba 35 run MOSFET [4.9]. 
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Poly gate 
Figure 4:8 Halo doping profile of boron (B) the calibrated 3Snm n-channel MOSFET. 
BF2 and As dopants have been used for halo implantation in the n-MOS and p-MOS 
devices respectively. As depicted on figure 4:8 (n-channel MOSFET) the ion-beam 
injection plane is tilted 30° off the vertical plane. The tilt angle gives a shape of the profile 
which circumscribes the source and drain extension regions bounded by the metallurgic 
p-n junctions. This will increase locally the doping concentration in the sub-gate region. As 
a result of this high concentration, punch-through will be suppressed by decreasing the 
source and drain depletion width. 
97 
Scaling of the conventional MOSFET devices Chapter 4 
4.3 SiOxNy as a dielectric material 
The scaling down of CMOS devices requires ultra thin Si02. For example 
according to the 2003 ITRS prediction, the 22 nm technology node will require an 
equivalent oxide thickness (EOT) of 0.5 nm. This is impossible to achieve by using Si02 
due to an intolerable increase in gate leakage current as a result of direct tunnelling. Boron 
penetration through the Si02 in to the channel [4: 10] is another disadvantage of using ultra-
thin Si02 as a gate dielectric material in the decanano scale MOSFETs. 
Therefore the replacement of Si02 with high-Kmaterial is a necessary requirement 
in order to advance further the scaling of CMOS devices. Given the present state of 
research and knowledge of interface material technology, silicon oxynitride (SiOxNy) is 
one of the short term candidates to replace Si02 as a transitional gate dielectric material 
[4.11] [4 12]. It has been used in the 90 nm and possibly can be applied to the early stages 
of 65 nm technology nodes, provided that more work is done on the optimization of 
SiOxNy to allow its use as a gate dielectric in the 65 nm and possibly the 45 nm technology 
nodes. 
One disadvantage associated with the use of SiOxNy as a dielectric material in 
CMOS transistors is the associated carrier mobility degradation. The degradation is mainly 
attributed to the penetration of nitrogen into the substrate region (oxynitridation) close to 
interface. 
The process of the NO-oxynitride gate dielectric in the 35 nm Toshiba device has 
been optimized. This includes optimization through pre-growth surface engineering 
(cleaning) [4.13] and optimized fabrication techniques [4.14] [4.15], which minimize the 
penetration of nitrogen close to the interface. Indeed it has been shown that process-
controlled oxynitridation can improve the electrical properties in comparison with the 
'normal' Si02 [4.16] and enhance the high field mobility in n-MOSFET [4.17]. 
The dielectric constant of SiOxNy is not well documented. It varies generally with 
the mole fraction on the distribution of nitrogen in Si03N4. In the following section the 
estimation of the dielectric constant used in this work and the general relationship between 
the dielectric constant and the mole fractions of Si03N4 and Si02 is presented. 
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4.3.1 Estimation of the SiOxNy dielectric constant 
In this work SiOxNy was used as a gate dielectric material in the reference 
experimental device. Prior to performing the device simulation based on the device 
structure obtained from the process simulation, it is important to determine the dielectric 
constant of SiOxNy• As discussed in section 3.2.7, the permittivity of this material varies 
greatly with its stoichiometry. To estimate the dielectric constant of SiOxNy, the Clausius-
Mossotti equation, which provides a quantitative relationship between the dielectric 
constant and polarisability of a material, has been adopted. The modified Clausius-
Mossotti equation given in [4:18] is 
(4.5) 
where Cr is the relative permittivity of a medium containing a mole fraction CA of type A 
and mole fraction CB of type B. To adapt equation 4.5 to the purpose of calculating the 
dielectric constant of silicon oxynitride, its chemical composition must be known. The 
chemical composition of SiOxNy is given by 
~Si02 + n2Si3N4 ~ SiZOXNy 
(Si02)( .) +(Si3N4 )(c. ) ~ 1 (SizOxNy) CSi~ S'3N4 ~ + n2 
(4.6) 
From the principle of balancing the chemical equations and assuming that z is always one, 
the relationship between (ni, n2) and (x, y) shown in (4.7) can be established as 
2nl = x, 4n2 = y, => ~ + 3n2 = z = 1 (4.7) 
Where n1 and n2 are mole numbers and (CSiOz )' (CSi3N4) are mole fractions of Si02 and 
ShN4 respectively given by the expressions 
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(4.8) 
During the calculation of the mole fraction of the individual compositions, it is assumed 
that the composition of SiOxNy is consistent with the oxidation states of silicon (+4), 
oxygen (-2) and nitrogen (-3). 
Figure 4:9 shows the relationship between the dielectric constant (£) of silicon-
oxynitride and the mole fractions of silicon dioxide and silicon nitride. The values have 
been calculated using equations (4.5 - 4.8) and the stoichiometry of oxynitride. The 
dielectric constants of Si02, Cox = 3.9 and for pure nitride, cSi3N4 = 7.9 [4.19] have been 
used in the calculation. 
The values (number of atoms) of the subscripts x and yin SiOxNy depicted in figure 
4:9 are adopted from reference [4.20]. In this work, for device simulation of the 35 nm 
device model, the dielectric constant of silicon oxynitride have been calibrated to the value 
of c = 5.45 , as indicated in figure 4:9. From figure 4:9 it can be estimated that the 
corresponding mole fraction of silicon dioxide and that of silicon nitride in the composition 
of the original experimental device are approximately 50%. 
Making use of equations (4.5) and (4.7) one can determine the relationship between 
the mole fractions of the reactants (Si02 and SbN4) and the subscripts x and y in the 
product (SiOxNy). 
3x 
=---
2(x+l) (4.9) 
y 
=-~-.,-
2 (2 - y) 
Therefore, it is possible from equations 4.8 and 4.9 to approximate the amount of 
oxygen (x) and nitrogen (y) that have been used in the fabrication of the actual 
experimental device. At the same time one can perform a linear interpolation using the 
information from the graph in figure 4:9 and the dielectric constant, c = 5.45, obtained 
/ 
100 
Scaling of the conventional MOSFET devices Chapter 4 
from the calibration process. By performing a simple linear interpolation on the curve 
shown in figure 4:9, the composition of oxygen and nitrogen has been calculated to be 0.48 
and 1.01 respectively. 
Using the equations in (4.9) and mole fractions of silicon dioxide and silicon 
oxynitride, the respective calculated values are 0.51 and 0.994. It is, therefore, possible to 
conclude that the likely overall composition of oxygen and nitrogen, which have been used 
to manufacture the experimental device of the 35 nm transistor is SiOO.4SN1.01 • 
Mole Fraction in % .. Si02 100 80 60 40 20 0 
8 Pure nitride E = 7.9 ~ Si3N4 • 
Z~ 
SiOO.14 N1.24 / ~ 0 7 
."""" V'.2 • ./ 
...., 
SiO N / SiOO.19N1.19 c: ~ 6 ...., til 0.34 1.10 • 
1: £=5.45 -/ 0 
(.) 
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(.) • 1- 5 SiO' N / S'O N ~ ...., 0.84 0.76. I 0.6 0.93 (.) 
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Si01.49NO.3,/ -(l) I-
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Figure 4:9 Relation of dielectric consta~t of silicon ?xyniu:ide to the mole fraction of silicon dioxide and 
silicon nitride calculated using the ClauslUs-Mossottl equatIOn. 
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4.4 Calibration of electrical parameters at low and high Vdd 
In the previous sections the estimation of the channel, source and drain doping 
profiles of the 35 nm prototype transistor have been discussed. The doping profiles are 
very important in the overall calibration process, determining the electrostatic behaviour , 
carrier transport in the channel, and the access resistances needed in electrical simulations. 
The calibration of the process simulation sequence was a difficult task because of the 
interaction of many process parameters. Once the device structure has been established the 
next stage in the calibration is the matching of important electrical parameters; such as 
threshold voltage, subthreshold slope, on and off current, and the overall current-voltage 
characteristics. 
This section describes the calibration of the device simulations which has been 
performed in order to match the simulated current-voltage characteristics of the prototype 
35 nm MOSFET with the experimental data. The results of the calibration of the nand p-
channel MOSFETs are presented in the next two subsections. 
The systematic calibration methodology, discussed briefly in section 4.1 has been 
applied to device simulation of the 35 nm transistor. This calibration enables us to optimize 
critical electrical model parameters used in the simulation of both n-channel and p-channel 
MOSFETs by using the structure obtained from the full process simulation. The simulation 
results are then verified against the real device properties. 
The first step in the calibration process is to match the subthreshold characteristics 
of the calibrated device structure with the measured data. This step determines the 
electrostatic integrity of the device structure and any corresponding short channel effects. 
In the subthreshold region the current is exponentially dependent on the height of the 
potenti~l barrier between the source and the drain (see figure 4: 10 b), which is controlled 
by the gate voltage and influenced by the short channel effects. 
In the subthreshold regime, the electrons (in the case of n-channel MOSFET) are 
injected from the source over this barrier more into the drain end of the channel. The 
carrier concentration is low and the Poisson equation is decoupled from the current 
continuity' equation. The source end of the barrier height is entirely determined by the 
solution of the Poisson equation and is very sensitive to the doping distribution in the 
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channel. The careful matching of the subthreshold characteristics verifies the 2D doping 
distribution in the transistor and is a stepping stone for the successful calibration at high 
current conditions. 
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0.64 
~ 0.62 
c; 
'.p 5 0.60 
..... 
o 
0.. 
'5 0.58 
C) 
n.l 
~ 0.56 
0.00 0.02 0.04 0.06 0.08 0.10 0.12 
Lateral distance [).lm] 
(b) 
Figure 4:10 2D electric potential in the simulated 35nm n-channel MOSFET at V c;=OV and 
ID potential profile across the channel 
One of the most important MOSFET parameters that has to be matched in the 
calibration is the threshold voltage (Vr). The simplest definition of Vr is the gate voltage 
which results in strong inversion producing the same concentration of electrons at the 
interface as that of the whole concentration in the bulk and is given by: 
~2& ,qN 2111 V, - V + 2 + SI a 'f' B 
T - fb!JIB C 
ox 
4.10 
where Vjb is the flat band voltage (Vfb = <1> /Itt - o/cax ), QJ' a fixed charge at the interface 
and !JIB is the Fermi potential. The threshold voltage defined by (4.10) cannot be measured 
directly and is not suitable for practical applications. It also does no take into account the 
short channel effect. 
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A threshold voltage criteria based on subthreshold current dependant empirical formula 
given by 
4.11 
has been adopted for this work. The threshold voltage is the gate voltage which produces 
the threshold current (h) defined by (4.11) with 10 chosen to be 10-7 A. The threshold 
current is IT = 28.S.uA for a typical simulated transistor with W = l.um andL = 3Snm. 
According to figure 4:10, this results at low VD of SOmV in a VT of 198 mY. This 
value of VT is reasonable, since it satisfies the MOSFET design rule, which is given as VT:::; 
O.2SVdd for high performance devices [4:21]. The VT shift (see figure 4.8) at high drain 
voltage is approximately 70mV. 
-+- ~ =5Omv (linear) 
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Figure 4:11 Threshold voltage estimation using the current criteria. 
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The next step in the calibration process is to match the low drain voltage 
characteristics of the transistor above threshold, these being affected by the low field 
----
mobility. and the series resistance. This matching involves adjustment of the channel 
mobility and vertical field dependence of the mobility. The contact resistances are also 
introduced at this stage. Care should be taken when adjusting the values of the contact 
resistances, which have similar effect as the vertical field dependence of the mobility on 
the Id- Vg characteristics at low Vd. 
The final step in the calibration process is matching of the device characteristics at 
high drain voltage in the saturation regime. As previously mentioned, the subthreshold 
characteristic is dominated by the electrostatic integrity of the device. Good control of the 
channel doping is required to minimize short channel effects The Id- Vg characteristics at 
low Vd are dominated by the low field mobility and the series resistance. The saturation 
region is dominated by non-equilibrium transport including velocity overshoot, modelled 
in the DD approach by the lateral field dependence of the mobility and also by the electric 
field behaviour in the neighbourhood of pinch-off. The high electric field has a significant 
effect on channel velocity, as reflected in the mobility model. This will directly affect one 
of the main device performance indicators, the drive current (Ion). 
In the real 35 nm device, a relatively high Ion with supply voltage of 850m V has 
been achieved through process optimization. This optimization, which includes process 
induced strain, may not be captured sufficiently by the simulation models, which have 
been discussed in chapter 3. Given the importance of the high electric field effect and 
strain on carrier transport, it is necessary during the calibration process to adjust default 
mobility parameters (see section 4.5) in the concentration dependent mobility model in 
order to match the simulated result for Ion to the experimental value. 
Generally, the most difficult part of the calibration process is to achieve the 
optimum device structure from the full process simulation, which can satisfy the 
requirements for both subthreshold and saturation regimes during the device simulation. As 
illustrated in the flow chart showing the calibration methodology (figure 4:1), it is 
important to loop between the full process and device simulation procedures until a 
satisfactory device structure has been achieved. This was a delicate balancing act between 
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meeting the requirements for high performance and low subthreshold leakage current 
without compromising the model parameters at both extremes of device operation. 
. -
4.4.1 Simulation results for the well calibrated 3S nm n-MOSFET 
In this sub section, the results of the calibration of the n-channel 35 nm gate length 
MOSFET are presented. Figures 4.12 and 4.13 depict the Id- Vg characteristics in both 
logarithmic and linear scale. Figure 4.14 shows the overall output characteristics (/d- Vd) of 
the calibrated 35nm n-MOSFET simulations compared to the experimental data of the 
Toshiba device. 
There is no experimental data available for low Id- Vg at low drain voltage. The data 
shown in figures 4:12, 4:13, 4:14 and 4:16 was extracted from the published ID-VD 
characteristics at VD = 50m V. It was difficult in particular to extract values for VG < VT• 
However, by taking all t~e results into account, the simulated electrical characteristics of 
the prototype device are in good agreement with the experimental measurements. 
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Figure 4: 12 Well calibrated fd- Vg characteristics of . Figure 4: 13 Well calibrated fa Vg characteristics of 
35 nm n-channel MOSFET at a high drain voltage of the 35 nm n-channel MOSFET at a low drain voltage 
850m V of 50m V 
The simulations deliver a saturation drive current of Ion = 709 J,.lNJ,.lm, which is 
within a 5% error margin from the measured data. The subthreshold leakage current in 
both the simulated and the experimental cases is close to Ioff= 100 n NJ,.lm. 
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Figure 4:14 Output characteristics of the calibrated 35nm n-channel MOSFET (/a-Vd) 
4.4.2 Simulation results for the calibrated 35nm p-channel MOSFET 
Although there is no available measurement data for the channel doping profile of 
the p-channel MOSFET, good calibration has been achieved based on the published 
electrical characteristics of the experimental device and personal communication with the 
authors. Moreover, the process simulation in the p-channel case was facilitated by the fact 
that only dopants (P and As) with well defined properties in Taurus were used in the 
fabrication process. In this sub section the calibration and simulation results are presented. 
Figures 4:15 and 4:16 depicts the Id-Vg characteristics of the p-channel calibrated 
model transistor which is tuned with the experimental data at the high and low drain 
voltages of Vdd = 850m V and Vd = 100mv in both logarithmic and linear scale. Figure 4.17 
shows the overall output characteristics (Id- Vd) of the same device for different gate 
voltages. 
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Figure 4:17 Output characteristics (fa Vd) of the calibrated 3~ nmp-c~annel MOSFET. Each curve has been 
simulated for a corresponding fixed gate voltage (Vg) and vanable dram voltage (Vd)· 
108 
o. 
Scaling of the conventional MOSFET devices Chapter 4 
The agreement between the calibrated simulation results and the experimental data 
for the p-channel MOSFETs is very good in both the Id-Yg (see figure 4:15 and 4:16) and 
the overall output Id- Vd characteristics (see figure 4: 17). A very good agreement of the 
simulated drive current, Id = 273 J.!NJ.!m, has been achieved compared to the experimental 
value of Id = 272 J.!NJ.!m. 
4.5 Mobility and electric field in the calibrated 35 nm n-MOSFET 
Carrier mobility is one of the important parameters which directly influences the 
device performance. Even in the modem decanano MOSFETs where non-equilibrium 
transport effects play an important role, there is a 50% correlation between the channel 
mobility and the drive current [4.22]. The performance of the conventional transistors 
which are required for 90 nm technology node and beyond is highly degraded due to the 
poor carrier mobility in the channel. The carrier mobility degradation can be attributed 
mainly to the high channel doping and associated ionised impurity scattering [4.23] [424]. 
The corresponding vertical field also reduces the surface mobility as a result of increased 
surface roughness scattering [4.25] according to the universal mobility curve [4.26] (see 
figure 4:18). 
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Figure 4:18 The effect of different mobility models on the carrier mobility in the 35 nm prototype transistor. 
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Here we examine closely the electric field and carrier mobility in the channel of the 
calibrated 35 nm gate length n-channel MOSFET at low and high drain voltages of 50m V 
---
and 850mV respectively. A comparison between the average channel mobility obtained 
using the default and modified parameters of the previously determined mobility models in 
Taurus device is presented. 
Figures 4:19 and 4:20 show the channel carrier mobility in the simulated 35 nm n-
MOSFET at low drain voltage of 50mV and at the supply voltage of 850mV respectively. 
The solid line represents the mobility calibrated to the Toshiba device by adjusting the 
parameters of the carrier mobility model and the thin line represents the default Si-
parameters in Taurus. 
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Figure 4:19 Carrier (electron) mobility versus the lateral distance across the channel at a low drain voltage of 
50m V. The dashed lines in the vertical direction indicate where the gate edges are located. 
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At a low drain voltage of 50m V, the average default carrier mobility in the channel 
is -43cm2/V-s. When the modified mobility model parameters are introduced the channel .~ , 
carrier mobility increases to 55m2N-s, which is an increase of -28%(see figure 4:18). The 
corresponding carrier mobility in the channel degrades further when a high drain voltage of 
850m V is applied. In these conditions there is 57% difference between the average default 
and modified mobility in the channel (see figure 4:20) 
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Figure 4:20 Carrier (electron) mobility versus the lateral distance across the channel at the high drain voltage 
of 850m V. The dashed lines in the vertical direction indicate where the gate edges are located. 
This means, that in order to match the perfonnance of the experimental n-channel 
device, which delivers 6761lNIlm drive current, the mobility model parameters have to be 
tuned to achieve an' approximately 57% mobility enhancement. This is due to the 
inadequacy of the default mobility model in describing the universal mobility curve in the 
presence of high channel doping as the DD approach fails to capture non-equilibrium 
transport phenomena in the simulated devices. 
111 
( 
Scaling of the conventional MOSFET devices Chapter 4 
Moreover, during the fabrication of the 35 run transistor, process induced strain 
contributes to the mobility and device performance enhancement. The SiN4 contact etch 
stop layer introduces a tensile stress on the top gate layers, which propagate down to the 
channel area and increase the channel mobility [4.27]. A Monte Carlo device simulation 
study on n-channel Toshiba MOSFET also shows that the device may have a process-
induced strain equivalent to 5% Ge content which is necessary to reproduce the 
experimental data [4.28]. Therefore it is essential, from a simulation point of view, to tune 
the mobility parameters to the tolerable degree of error discussed in chapter 3. 
4.6 Device structure and parameters of the calibrated 35nm MOSFET 
The structure and device parameters obtained as a result of the calibration of the 35 
run gate length Toshiba MOSFET are presented in this section. Figure 4:21 shows the net 
2D doping profile and the principal design dimensions of n-channel MOSFETs together 
with the typical domain of simulation. 
Lg = 35 nm 
240 nm 
E 
c 
o 
co 
~ 
Figure 4:21 2D net doping profile and important design parameters of the calibrated 35 nm gate length 
model. 
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The dimensions of the p-channel MOSFET are similar to that of the n-channel 
---
transistor with the exception of the vertical junction depth Ox), which is wider in the p-
channel MOSFET due to fast boron diffusion. The junction depth of the real p-MOSFET is 
in the region of 30-35 nm and the calibrated value is 32 nm. The typical 2D simulation 
domain is 240 nm x160 nm which is enough to accommodate the depletion region around 
the drain at the supply voltage. The adopted axis orientation is also indicated in figure 
4:21. For three dimensional simulations the device width is defined in the 'z' direction. 
The important design and device dimensions and electrical parameters of both the n 
and p channel devices are given in tables 4:4, and 4:5. Thus values have been used as 
initial (reference) parameters for the subsequent scaling process which is described in the 
next section. D.. ~ in table 4.4 is the threshold voltage difference measured at high and low 
drain voltages. 
Vr AVr S IofJ Vdd Ion 
[mY] [mY] [mY/dec] [IlN llm] [mY] [IlN llm] 
n-MOS 198 70 83.6 0.1 850 709 
p-MOS -199 72 84.5 0.1 850 273 
Table 4:4 Summaries of the electrical parameters for the calibrated nand p-type 35nm model MOSFET 
Dimensions Impurity doping values 
Lch Xj . tox Extension Channel Halo Back ground 
[nm] [nm] [nm] [ionlcm
2] [ionlcm2] [ionlcm2] [ionlcm3] 
n-MOS 33 20 1.2 8xlO
15 3.5xlO13 9xlO12 1 XlO17 
p-MOS 28 32 1.2 2xlO
15 2.5xlO13 1.7xlO13 1 X 1017 
Table 4:5 Summaries of the important device dimensions and impurity doping values of the calibrated nand 
p-channel of the calibrated 35 nm y MOSFETs 
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4.7 Scaling Strategy 
The overall scaling strategy is based on the generalised scaling rules which are 
reviewed in chapter 2 [4:29]. In addition to the generalised scaling rule the technology 
roadmap (ITRS'03 edition) has been adopted as a guide for important device parameters 
including Ioffand Ion requirements up to the year 2018. Table 4:6 and 4:7 show some of the 
selected near and long term technology node characteristics (for more roadmap data which 
are relevant to this work, see chapter 2). This section is devoted to results of the scaling of 
the 35 nm transistor according to the ITRS requirements. 
The first part details the scaling scenarios which have been followed. The second 
part discusses in detail the steps followed during the device and process simulations. In the 
final part of this section the electrical properties of the scaled devices (including I-V 
characteristics at high and low drain voltage, off and on current threshold voltage and the 
subthreshold slope) are presented. This is complimented by a comparative analysis of the 
net channel doping, the carrier mobility and the electric field in the scaled and the 
prototype devices. 
4.7.1 The scaling scenarios of the conventional MOSFET devices 
The well calibrated 35 nm gate length n-channel MOSFET which has been 
discussed in the previous sections of this chapter, has been used as a reference device for 
the scaling of transistors required for the next four technology node (65, 45, 32, and 22 
nm) generations. The physical gate lengths of the corresponding transistors are 25, 18, 13, 
and 9 ~m respectively. These devices represent the dimensions and the requirements for 
high performance transistors up to the end the ITRS (see table 4:6 and 4:7). The physical 
gate length has been taken as minimum features size in the process of scaling. 
Only the conventional MOSFET architecture is considered in the scaling process. 
The needs for technology boosters in terms of strain and mobility enhancement are 
highlighted in the scaling process to compensate for the well known deficiencies of 
conventional MOSFETs. 
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Year of Production 2003 2004 2005 2006 2007 2008 2009 
Technology Node hp 90 hp 65 
DRAM V2 Pitch [nm] 100 90 i 70 70 65 
! 57 50 
MPU Printed La [nm] 65 53 45 40 35 32 28 
I 
MPU Physical La [nm] 45 37 I 32 28 25 I 22 20 
Table 4:6 Near term predictions of technology road map for semiconductors: (ITRS 2003 edition) 
Year of Production 2010 2012 2013 2015 2016 2018 
Technology Node hp45 hp32 hp 22 
I 
DRAM V2 Pitch [nm] 45 35 32 25 22 18 
I 
MPU Printed La [nm] 25 I 20 18 14 13 10 
MPU Physical La [nm] 18 14 13 10 9 7 
Table 4:7 Long term predictions of technology road map for semiconductors (ITRS 2003 edition) 
4.7.2 Doping in the scaled devices 
With the scaling of conventional MOSFETs over the next generations of 
technology nodes, the design and the manufacture of the optimum channel, source and 
drain doping profiles becomes increasingly difficult. Specifically, the formation of ultra 
shallow source and drain extensions (for the 35 nm gate length CMOS and beyond) needs 
massive effort in order to obtain the optimum junction depth and resistivity. The junction 
depths of the devices, which are the subject of this work are in the range of 5 - 20 nm. 
Since the error tolerances are very small, the parameters describing the doping 
distributions should be selected very carefully. 
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Shallow junction formation involves implantation and post implantation rapid 
thermal annealing or other advanced activation steps wit~low thermal budget, in order to 
activate the required doping. Aside from shallow junction formation, the ion implantation 
into the channel and the extension regions also require the same level of attention. 
To assist the design of the doping distributions in the scaled devices we investigate 
the scaling properties of the doping distribution in the reference 35nm. The effect of the 
two scaling factors Kanda on the ion projection range, standard deviation, and dose of 
implantation are studied in the next section. They are used only as guidance to the scaling 
process. 
4.7.2.1 Scaling properties of Rp and CJ 
In chapter 2, we discussed the general scaling theory and the impact of the 
corresponding two scaling constants, K and a on device dimensions, doping concentration 
and key electrical parameters. How do the two scaling factors affect the parameters? In this 
section we deduce the relationship between the two scaling factors (K; and a) and the 
parameters such as the projection. range, the standard deviation and the dose of 
implantation that describe the doping distribution in the scaled devices. 
We expect the projection range to shrink in the same manner as the vertical and 
horizontal physical dimensions of the device linearly by a factor of X· Therefore, we can 
establish the relationship between the newly scaled value of R~ and the original Rp as 
. 1 R =-R 
P K P 
(4.12) 
Making use of equation (4.12) we can write the relation of the standard deviation of the ion 
distribution in the scaled device to the standard deviation of the ion distribution in the 
originally calibrated prototype 35nm device as 
(4.13) 
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Here, in expression in (4.13), we assume that the doping profile shifts toward the 
----
Si/Si02 interface proportionally to 1/ K and the distribution narrows K times. We can 
simplify expression (4.13) to obtain the expression for standard deviation of the doping 
profile in the scaled device (as) by rearranging the terms and assuming that the maximum 
doping concentration in the scaled device increases by aK compared to the original device 
giving n~ = aKno' and n (X,) = aK.n(x). Therefore, the new standard deviation of the 
scaled device is then becomes 
(4.14) 
Comparing the expression of the new and the original standard deviations we arrive in the 
intuitive expression as = a/ K. Therefore both the projection range and the lateral 
struggling will be shrunk in the scaling process linearly in the same way as the device 
dimensions. The resulting channel doping profiles in the scaled devices are illustrated in 
figure 4:22. 
This approach to the scaling of the doping profile preserves the important element 
of the doping design of the original 35 nm MOSFET. The maximum concentration of 
indium at the interface in each of the scaled devices remains between 1.0 - 5.0x1018Icm3• 
The maximum doping concentration is in the range of 0.8 - 3x1019/cm3, and is shifted 
towards the interface as the device gate length becomes smaller. The increases in the 
doping. concentration in the channel region (particularly the interface) create an 
unfavourable environment for carrier transport. The corresponding electron mobility 
degradation produces low drive current and is a major concern in the scaling of 
conventional MOSFETs. 
In addition to the concerns related to carrier mobility degradation in the scaled 
devices due to high doping concentration, there is another important issue associated with 
solid solubility t limit of indium in Si. Its solid solubility limit is in the range of 1-1.5x1019 
t Solid-solubility shows the degree of which one solid (crystal) component can dissolve another material to 
form a coherent solution. 
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atoms/cm3 provided that laser annealing is used for doping activation [4.30]. The required 
,.-' 
maximum concentration of indium in the 9 and 13nm scaled transistors (see figure 4.15) is 
above this limit. This will be an additional scaling limitation factor from the processing 
point-of-view, unless new advanced non-equilibrium doping techniques are developed. 
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Figure 4:22 Doping profiles of the channel region in the reference 35 nm and the scaled devices of 25, 18, 
13, and 9nm gate length. The dashed lines show the channel doping profile of the scaled devices. The solid 
triangle and star symbols represent the experimental data for indium channel doping and arsenic doping in 
extensions respectively. The background doping (_3xlO17) is marked by the horizontal dashed line. 
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4.7.3 Scaling results: Electrical properties of the scaled devices 
Among the most important MOSFET electrical parameters are the threshold 
voltage, the off-current and the nominal drive current. Therefore, in each case of the scaled 
devices the on and off currents have been carefully compared to the ITRS requirements. 
The focus is on high performance transistors specified in the ITRS. There is, however, a 
difference in the supply voltage specified by the current edition of the ITRS and the 
supplied voltages used in this work as shown in table 4:7 which corresponds to the 2001 
edition of the ITRS. 
The main reason for this difference is the fact that the original 35 nm Toshiba 
MOSFET used for the calibration has a supply voltage of Vdd = 850 mY. The supply 
voltage of the scaled dev~ces has been obtained by scaling of this reference supply voltage. 
Although the increase of the supply voltage to match the ITRS* values increases IOff and Ion 
simultaneously, these differences do not affect the overall scaling trend investigated in this 
work. 
Although with careful design of the doping profile the off-current requirement of 
the ITRS could be achieved with conventional MOSFET scaling, the achievement of the 
on-current requirements is a very difficult task due to the channel doping, even if strain 
enhancement of the mobility is assumed. 
Table 4:9 shows the average mobility values, which are obtained from the device 
simulation of the reference 35 nm, and that of scaled 25, 18, 13, and 9 nm gate length 
devices. The values given in column three and four are the average channel mobilities 
using d~fault and modified mobility parameters respectively. The adjusted parameters are 
adopted to represent mobility enhancement due to the introduction of a reasonable amount 
of strain in the channel. The table gives a clear indication of what is the percentage of 
/ mobility enhancement in the conventional MOSFETs in order to meet the ITRS 
requirements. We did not evaluate the possibility of introduction of new channel materials 
like Ge or 111-V semiconductors. 
* The ITRS data shown in table 4:7 are from the latest 2003 edition which considers the introduction of SOl 
and other mobility enhanced devices. 
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Supply Voltage (Vdd) Drive current (Ion) Off-current (Ioff) . 
[V] [JlNJlm] [nNJlm] 
Lg[nm] This work ITRS This work ITRS This work ITRS 
35/37 0.85 1.2 670 980 100 50 
25 0.8 1.1 1200 1510 140 70 
18 0.7 1 1356 1900 210 100 
13 0.6 0.9 1153 2110 260 300 
9 0.5 0.8 900 2400 550 500 
Table 4:8 Comparative values of supply voltage, drive current and off current for the reference 35nm and 
scaled 25, 18, 13 and 9nm devices 
A verage channel mobility 
Lg Vdd 
[nm] [mV] 
With default parameters with modified parameters ~Jl [%] 
[cm2/V-s] [cm2/V-s] 
35 850 28 44 57 
25 800 21 36 71 
18 700 19 35 84 
13 600 18 32 78 
9 500 13 21 62 
Table 4:9 Average channel mobility values in the reference and scaled devices at the corresponding supply 
voltages. Llll represents the percentage difference between the simulated carriers mobility using modified 
parameters (column 4) and the default parameters (column 3) provided in the Taurus device simulation 
mobility parameters. 
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Figure 4:23 lu Vg characteristics of the scaled 25 nm MOSFET (a) and its overall output characteristics (lu 
Vd) The dotted curve on lu Vd characteristics corresponds to the gate voltage which is equivalent to the supply 
voltage of 800m V. 
The Id- Vg and the Id- Vg characteristics of the 25nm MOSFET which corresponds to 
the 65nm technology node are illustrated in figures 4.22a and 4:22b respectively. The on 
current at drain voltage of Vd = 0.8V is 1200 JlA/Jlm. The drive current required for the 65 
nm technology node according to ITRS prediction is 1500 JlA/Jlm at a drain voltage of 
Vdd = 1. IV . 
Extrapolating the values of the drain current in the simulated Id- Vg characteristics to 
gate and supply voltages of 1.1 V, it can be seen that the ITRS requirement for the on 
current can be achieved in this device. However, the IOff requirement will be compromised 
by increasing the supply voltage, introducing power constraint problems. 
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Figure 4:24 fa Vg characteristics of the scaled 18 nm MOSFET (a) and its overall output characteristics (/d-
Vd) The dotted curve on fd- V:d characteristics corresponds to the gate voltage which is equivalent to supply 
voltage of 700m V. 
Similarly figures 4:24a and 4:24b depict the Id- Vg characteristics and the Id-Vd 
characteristics for the 18 nm transistor respectively, which corresponds to the 45 nm 
technology node generation. While the drive current is 1356 JlA/Jlm with a supply voltage 
of 700mV, the ITRS requirement of 1900JlA/Jlm, may be achieved at the prescribed supply 
voltage of 1 V. The simulated value of the on-current under such condition is 2228JlA/Jlm, 
which is about 24% more than the ITRS requirement (table 4:7). 
Figures 4:25a and 4:25b show the Id- Vg and the Id-Vd characteristics of the scaled 
13nm transistor respectively. The solid symbols in figure 4.25b correspond to a supply 
voltage of 600mV. The corresponding drive current is Ion = 1153JlA/Jl. The ITRS 
requirement for the drive current in this device is Ion = 2110JlA/Jlm at a supply voltage of 
Vdd = 900 mY. The simulation shows that the 13 nm device could deliver a drain current of 
Id = 2276 JlA/Jlm at gate voltage of Vg = 900mV, which is 8% more than the ITRS 
requirements. Increasing the supply voltage, however, will increase the subthreshold 
leakage current. 
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Figure 4:25 It!" Vg characteristics of the scaled 13 nm MOSFET (a) and its overall output characteristics (It!" 
Vd) The dotted curve on It!" Vd characteristics corresponds to a gate voltage, which is equivalent to a supply 
voltage of 600m V 
Continued scaling of conventional MOSFETs at its present pace will become 
increasingly difficult as we approach the end of the ITRS time line. The 22 nm technology 
node requires a 9nm gate length MOSFET which will deliver a corresponding drive current 
of Id = 2400/lAl/lm and IOff = 500nAl/lm. However, the simulation of this device shows 
that this target is very difficult to achieve. 
Figures 4:26a and 4:26b illustrate the Id- Vg and Id- Vd characteristics respectively. 
Assuming the present doping arrangements used in this project, the simulations of the 9 nm 
MOSFET gives drives a current of 1000 /lAl/lm, which is 58% less than the ITRS 
requirements for such devices. 
The simulated value of the off-current is fairly close to the ITRS data (see table 
r 4:8). This Ioff match in the 9nm MOSFET has been achieved by applying a high level of 
channel doping (the indium concentration at the interface is _6x10 18/cm3, figure 4:22). The 
fact that the interface is highly doped means significant degradation of device performance 
manifested as low drive current. 
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Increasing the supply voltage from O.5V (used in this work) to O.SV (ITRS 
-,"---
specification) may significantly increase Ion to 20S6JlNJlm. Despite the increase in drive 
current, however, the sensitive subthreshold current is significantly increased, which leads 
to a higher power dissipation. 
Moreover the level of threshold voltage, Vr = 229mV, compared with the supply 
voltage of Vdd = 500m V is unacceptable. For an optimum device operation, 
Vr ~ (O.2-0.25)Vdd is considered to be acceptable from a device design point of view. 
Figure 4:26 la Vg characteristics of the scaled 9 nm MOSFET (a) and its overall output characteristics (/d-Vd) 
The dotted curve on laVd characteristics corresponds to a gate voltage which is equivalent to a supply 
voltage of 500mV. 
In addition to the high doping concentration in the channel that causes performance 
degradation in deeply scaled decanano MOSFETs, the possible inadequacy of the DD 
( approach must also be flagged. It is known that the DD model may not be a suitable 
simulation tool to capture accurately the non-equilibrium carrier transport in such small 
scale devices. 
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4.8 Comparative study of the calibrated and scaled device properties 
In this section we present comparisons of the properties and the electrical 
characteristics of the five transistors, i.e., the well calibrated 35 nm Toshiba MOSFET and 
the four scaled device. Figure 4:27 depicts the Id- Vg characteristics of all five devices. The 
data are plotted both in logarithmic (left axis) and linear scale (right axis), so that the sub 
threshold and the saturated regions are well illustrated. Excellent electrostatic integrity is 
achieved in the scaled devices with the subthreshold practically the same as in the original 
35 nm prototype transistor. 
0.0 0.2 0.4 0.6 0.8 1.0 
VG [V] 
Figure 4:27 Drain current as a function of gate voltage on both a logarithmic and linear scale to highlight the 
1 tr t t' t' and drl've current in the saturated regime respectively, The logarithmic scale includes e ec os a IC proper Ies 
the experimental data for the reference 35 nm Toshiba MOSFET and calibrated device, 
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Some of the drive currents and off-currents reported in the literature, together with 
- .--/ 
the ITRS requirements and simulation results from this work are illustrated in figure 4:28a 
(with the corresponding supply voltages laid out in figure 4:28b). Given the present 
process technologies and device architecture, both the Ion and IOff requirements of the ITRS 
latest edition seem too difficult to be adequately met for the 65 nm technology node and 
beyond. 
What the industry requires for future generation technology nodes, continually 
increasing drive current, increasingly difficult, as the gate length approaches towards the 
22 nm technology node both from the results from our work and reported data in the 
literature (see figure 4:28a). In fact the ITRS anticipates the introduction of new device 
architectures and materials to deliver the requirements outlined in its 2003 edition. Notice, 
however, that the simulation results of the drive current and the off-current from the scaled 
devices reasonably reflect the reported set of data as shown in figure 4:28a. 
(a) (b) 
1.50 -TIRSOl aOO this \\{)l"\( 0 
--TIRS03 requirerrents 
S Hi 0 0 o Repated supply voltage 1.25 ~ 0 0 0 0 
...... 
ld c: DO ;; 1.00 00 0 oro 0 0 .... ", 
....... 
o Repated on-current 0 0 B ~~ ,........, 
E a Repated off-current 0 0 0.75 ~ lat __ This \\{)l"\( off-current --TIRS03 on-current 
........ 
__ This \\{)l"\( on-current 
~ 0.50 
.... 
--ITRS'03 off-rurrent 
10° 
10 20 30 40 50 ro 10 20 30 40 50 ro 
L [run] L [run] g 
g 
( Figure 4:28 Comparison of the gate length with the off and on-currents of MOSFETs from reported data, 
ITRS'03 requirement trends and simulation results of this work (a) and the corresponding drain current (b). 
Reference [4.31-4.39] 
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The supply voltages depicted in figure 4:28b used in the simulation of the scaled 
devices are similar to the specification given in ITRS 2001 edition. The original Toshiba 
---
device which was used to calibrate the prototype 35 nm transistor was fabricated to meet 
the ITRS 2001 edition requirements. Hence the supply voltage values for the scaled 
MOSFETs are inherited from this edition. 
Figure 4.28 shows the electric field in the prototype and the scaled devices. The 
electric field in the channel increases in agreement with the scaling prediction E' -t aE , 
with decreasing gate length [4:21]. The field increases because the supply voltage scales 
much slower than the device dimensions. At such a high field velocity overshoot is 
expected to contribute the increased performance in the scaled devices compensating some 
of the negative effects of the high doping concentration in the channel. The DD simulation 
used for this project does not capture the velocity overshoot effect, and therefore 
underestimates the device performance. 
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Figure 4:29 The electric field profile across the channel just below the SilSiOz interface, The peak points in 
each device occurs near the drain edge of the p-n junction, 
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Figure 4:30 shows the net doping concentration along the channel in the prototype 
35nm and the scaled transistors. The net doping concentration in the channel reaches as 
high as 2x1019 fcm3 in the case of the 9 nm gate length device, which is well above the 
solid solubility limit of silicon. High doping is essential in order minimise the short 
channel effects and to control punch through (using halo doping) in decanano MOSFETs. 
While this is needed in order to keep the electrostatic integrity of devices, it creates 
unfavourable conditions for carrier mobility which leads to performance degradation. 
L =911111 
g L =1311111 
1021 L = 18n111 , g L = 25 Inll 
g L = 35mB 
g 
....... 
('f) 
E 2.00x 1019 Icm3 ~ 102:) (j') 
.6 1.29x 10
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5 1019 1.28x 1018 /cm3 
..... 
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~L' 
-
1018 
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Figure 4:30 Net doping concentration in the channels of the reference 35 nm and the scaled 25, 18, 13, and 
9nm gate length devices. The concentration points indicated by the arrows are located in the geometric centre 
of the corresponding devices. 
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4.9 Conclusion 
In this chapter, the scaling of conventional MOSFETs that corresponds to the next 
generations of technology nodes have been presented. The scaling is based on systematic 
calibration of the simulation tools and methodology with respect to the 35 nm nand p-
channel prototype MOSFETs. In order to achieve a realistic device structure full scale 
process simulation was carried out for the scaled transistors and the reference 35 nm 
MOSFETs. The output of the process simulation was used in the electrical simulations of 
the corresponding devices. 
The calibration of both the n-channel and p-channel prototype MOSFETs was 
successful. The experimentally measured channel doping of the n-channel MOSFET was 
accurately reproduced by process simulation. The simulated current-voltage characteristics 
of the nand p-MOSFETs are in very good agreement with the experimental measurements. 
The agreement between the measured and the simulated device characteristics also 
validates the device structures obtained from the process simulation. 
The subthreshold leakage current IOff = lOOnA//lm and the reasonably high drive 
current Ion = 709/lA//lm for a supply voltage of Vdd = 850m V were well reproduced. The 
simulations also show that the transport in the prototype device has been enhanced as a 
result of strain induced by a balanced deposition of ShN4 used as a contact etch stopping 
layer. 
Based on the prototype 35 nm MOSFET, scaling of conventional MOSFETs, which 
are required by the road map up to the year 2018, have been performed using simulation. 
Excellent electrostatic integrity has been achieved for the scaled devices. 
At the same time the high channel doping needed to suppress short channel effects 
results. in significant carrier mobility and device performance degradation. This is a real 
problem when it comes to the current drive requirements for all the devices required by the 
ITRS. Ion cannot be achieved under standard Si mobility parameters especially considering 
i 
that mobility models predict a need for carrier mobility enhancement by up to 78 % in the 
case of 13 nm transistor. 
Another important issue which must be taken in to consideration is the solid-
solubility limit of dopants in crystalline silicon. In particular, near the end of the latest 
ITRS time line, the doping concentration in conventional MOSFETs is well above the 
typical solid solubility limits for most dopants in silicon. 
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Intrinsic Parameter Fluctuations in Scaled MOSFETs 
In chapter 2 we briefly discussed different sources of intrinsic parameter 
fluctuations (IPF) and reviewed some of the literature. The IPF are becoming one of the 
major factors limiting the scaling of conventional MOSFETs and their integration into 
billion transistor count chips. In this chapter we study IPF due to random dopants and Line 
Edge Roughness (LER) in well calibrated 35 nm MOSFETs and in the scaled transistors 
corresponding to the next generations of technology nodes according to the ITRS. Recall 
from the discussions in chapter 2 that, the main sources of IPF are: random discrete 
dopants, gate LER and Si/Si02 interface roughness leading to oxide thickness fluctuations. 
However, only the simulation results with the first two sources of fluctuations are 
presented in this thesis. 
Following introductory discussion on discrete random dopants, the results from the 
statistical simulator on the IPF in scaled conventional MOSFETs due to random discrete 
dopants are presented in section 5.1. Section 5.2 deals with the simulation of IPF 
intr9duced by LER in 35 nm and 25 nm transistors. In the case of the 35 nm device the 
impact of different LER RMS amplitudes (~ = 3 nm, 2 nm, 1 nm) is also studied. 
In addition to the statistical LER simulations, which are based on randomly 
generated gate edge's, a study of "deterministic" LER patterns is presented in section 5.3. 
. . 
In this case the gate edges are intentionally designed to have specific shapes representing 
specific roughness configurations. A full' process simulation with Taurus has been 
performed, in the case of LER simulation, for both the 35 nm and 25 nm n-MOSFETs. 
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5.1 Random discrete dopants 
The number of dopants in long and wide channel MOSFETs is large and the IPF 
due to the variations in the number of dopants and their position in the active region are not 
so significant. However as MOSFETs scale down to sub-lOO nanometer dimensions the 
statistical variation in the number of dopants and their physical location in the active region 
of devices results in significant IPF. The atomistic nature of these sub-lOO nm MOSFETs 
is illustrated in figure 5:1a [5.1]. The devices, with sub-50 nm dimensions shown in figure 
1 band c, can no longer be described, modelled or simulated based on the traditional 
assumptions of continuous dopant distribution, smooth interfaces and straight gate edges, 
illustrated in figure 5:1a. The granUlarity of charge and the atomicity of matter result in 
structural variations from device to device which is the cause of IPF [5.1] [5.] 
(a) (b) (c) 
Figure 5:1 The evolution of atomistic devices: (a) MOSFET with continuous ionised dopant charge and 
smooth boundaries and SilSi02 interfaces; (b) Sketch of 22 nm channel length MOSFET required for 45 run 
technology node with rough interface, LER and random discrete dopants; (c) Impression of 5 nm channel 
length MOSFET with the silicon crystal lattice superimposed. Courtesy of Asenov et al.[5:1] 
MOSFETs with 7 nm gate lengths are expected to be in mass production around 
2018. Such devices, similar to the one in figure 5:1c, will have approximately 10-15 silicon 
atoms along the channel length and the position of each silicon, dopant or insulator atom is 
likely to have significant macroscopic impact on the device characteristics. Conventional 
MOSFETs at such dimensions require a high doping concentration in the channel in order 
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to suppress short channel effects. Aside from its adverse effect on device performance the 
high doping concentration will introduce intolerable IFF. 
,.--' 
Due to the increasing impact of discrete random dopants on critical device 
parameters, it becomes very important to consider this phenomenon in the process of nano-
scale device modelling and simulation. This means that the introduction of statistical 
analysis into process and device simulation is vital. The Glasgow University atomistic 
device simulation software (discussed in chapter 3) is a specifically developed simulation 
tool to investigate this problem, which is one the major stumbling blocks of CMOS device 
scaling. 
Most simulation studies of intrinsic parameter fluctuations have been restricted to 
devices corresponding to one particular technology node, or to idealized devices. In this 
work, we have extended the study of intrinsic parameter fluctuations to a family of realistic 
MOSFETs corresponding to all technology nodes until the end of the current edition of the 
ITRS. This allows us to investigate the magnitude of parameter fluctuations in future 
technology generations and will enable us to understand the trend of fluctuations in 
decanano-meter MOSFETs. 
5.1.1 Simulation Approach 
The simulation of IFF shifts the paradigm of traditional device simulation. In the 
presence of microscopic variations from device to devices it is inadequate to simulate one 
device in order to characterize the operation and parameters of all macroscopically similar 
but microscopically different devices. It becomes necessary to simulate a statistically 
significant sample of devices. This will allow a meaningful statistical analysis including 
estimates of mean values, variances and higher moments of the statistical distributions. 
In this section, using statistical 3D simulations, we study the random dopant 
induced IPF in conventional MOSFETs scaled to 25, 18, 13, and 9 nm gate lengths 
according to the requirements of the ITRS for high performance devices in the 65, 45 32 
and 22 nm technology nodes respectively. 
In the scaling procedures, described in more details in chapter 2, the generalized 
scaling ~les, in parallel with ITRS predictions' have been adopted. The doping 
concentration was broadly scaled by the factors, aand K(N~ = aKNa ), where K:::::.J2 and 
_ (v' Iv ) where V' and N' are supply voltage and channel doping concentration 
a - K dd dd ' dd a 
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of the scaled devices respectively. Super-retrograde channels have been achieved using ion 
implantation. The doping in the middle of the channel is reduced by progressive use of 
pocket implants (see chapters 3 and 4). 
The assignment of discrete dopants is based on rejection technique [5:2]. Given the 
expected number of dopants estimated from the continuous doping distribution obtained 
from the Taurus process simulator [5.3], the probability that there is a dopant in a mesh 
'brick' (a cell of 3-D mesh) is calculated. Then, using rejection, the dopants are placed 
randomly according to the initial continuous-doping distribution. 
During the atomistic device simulation mobility is handled as follows. Based on the 
results of calibration and scaling obtained from full process simulation steps, a 
continuously doped device is simulated for all J- V points and the corresponding mobility 
profile is stored. This mobility profile is then used in the course of the atomistic device 
simulation 
A typical simulation domain used in the simulation of the 35 nm Toshiba MOSFET 
is illustrated in figure 5:2. The position of individual discrete dopants is clearly identifiable 
from the potential landscape. The fluctuation in the surface potential and depletion layer 
edge inflicted by individual dopants are clearly seen. 
E 
c 
o 
L() 
...... 
Figure 5:2 Image of 3D potential distribution in one of the simulated 35 nm MOSFETs illustrating the 
" . f d ' t dom dopants in the channel (indium) and source/drain regions (arsenic) , The posItion 0 Iscre e ran 
continuous yellow line depicts the approximate position of p-n junction. 
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The spread of the current voltage characteristics of a sample of 200 microscopically 
different devices is illustrated in figure 5:3. The open-dotted line represents an 
.-
experimental data from [5.4]. Results of the statistical analysis of such devices are reported 
in the next subsections. 
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Figure 5:3 Spread laVg characteristics of 200 transistors with 35 nm gate length. The open circle shows the 
IV curve from the experimental 35nm Toshiba device. 
Three device parameters namely, VT, Iinv and IOff are statistically studied and 
presented in the following sections. The values of off-current (loff) and strong inversion 
current (Iinv) are extracted at the points where IiVg=OV) and IiVg=Vdd) respectively. O"VT 
was calculated using a standard statistical procedure once the VT is automatically extracted 
from each of the simulated J. V curves. For extraction purposes, a current threshold voltage 
criterion Ii~ =Y.,)=I/WI L) has been adopted. An integrated device simulation 
methodology, described in [5.5], has been implemented. In the following sub-sections the 
results of statistical simulation of IPF due to the number of dopants and their position in 
the depletion region of the scaled MOSFETs is presented. 
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5.1.2 Threshold Voltage variation 
Threshold voltage is an important parameter in the MOSFET design. In concert 
with the subthreshold slope it determines the off-state leakage current [5.6]. The gate 
voltage overdrive, which is the difference between the supply voltage and the threshold 
voltage determines the drive current. One of the main roles of the channel profile design is 
for VT adjustments [5.7] in conjunction with the short channel control. Well defined, steady 
and stable threshold voltage a crucially important for analogue and digital circuits, i.e., less 
variation of VT is highly desirable. 
Therefore it is, important to keep crVT within an acceptable degree of tolerance in 
order to deliver a stable integrated circuit and properly working system. However in real 
nano-scale MOSFETs and integrated circuits the discrete random dopants in the channel 
( region introduce VT fluctuations. Moreover, the fluctuations increase significantly as the 
gate length decreases 
175 
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Figure 5:4 Threshold voltage variation as a function of scaled device gate length. 
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Figure 5:4 shows the standard deviation of the threshold voltage, aVT, as a function 
of the gate length shrinks. aVT rapidly increases when the transistors are scaled below 20 
nm gate length. For example a standard deviation of approximately 60mV for the 18 nm 
transistor gives a spread in ±3crVT of - ±360 mY, which is very large, resulting in some of 
the devices in the integrated circuit not turning on. As the channel length is further reduced 
the fluctuations become excessively high with a spread for ±3aVT of - ±51OmV for the 9 
nm transistor. This is in excess of the supply voltage expected to be in the range of (Vdd -
500-600m V). 
Although most studies focus on conventional MOSFETs, the VT variation due to 
random discrete dopants is not a unique phenomenon for these devices. A recent 
simulation study in [5:8] showed that the random discrete dopants in source and drain of 
double gate MOSFETs also induce VT fluctuations. For example the double gate MOSFET 
( 
with effective channel lengths of 4, 6, 8, 10 nm exhibits a ±3cr variation of 204, 90, 45, 
30m V respectively. Although the degree of crVT in the conventional MOSFETs presented 
in this thesis is much higher, the fluctuations in non-conventional MOSFETs are not 
negligible [5.8]. 
The histogram distributions of the threshold voltage in the prototype 35 nm and 
scaled 25, 18 nm transistors are illustrated in figure 5:5. All the results are on 3D atomistic 
device simulation of samples of 200 devices each. For all these sets of devices the 
distribution of the threshold voltage is close to the nonnal distribution, with a standard 
deviation increasing with reduction of the channel length. 
Another important infonnation that can be drawn from frequency distribution of 
threshold voltage in the all three devices is the increase in range of VT distribution as the 
transistor channel length decreases. The ranges of distribution are approximately 162,249, 
and 330mV for 35 25 and 18 nm gate lengths respectively (see figure 5:5). Comparing 
( , 
between the range of VT distribution of the 25 nm transistor and the 35 nm prototype 
transistor, there is a 52% increase and in the case of 18 nm device the range increases more 
than 200%. This reflects an increase in VT fluctuation in the smaller channel length 
transistors. 
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Figure 5:5 Histograms of Vr distributions for the prototype 35 nm and the scaled 25 and 18nm MOSFETs 
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5.1.3 Off-current variation 
The current flow in a MOSFET has two major components: the diffusion current 
resulting from the gradient carrier concentration and drift associated with the applied 
electric field [5.7]. While the strong inversion regime is dominated by the drift component 
of the overall drain current, the subthreshold current is dominated by diffusion [5:9] [5.10]. 
The off-current is another important parameter in MOSFETs, which to great extent 
determines the standby leakage current in integrated circuits. The impact of discrete 
random dopants on /off is well illustrated in figure 5:3. The off-current fluctuations are in 
the range of 1.2xlO-8 - 1.5xlO-6 A/Ilm. There are nearly two orders of magnitude 
differences between the maximum and minimum subthreshold currents in the sample. Such 
a level of fluctuations is highly unacceptable for particular circuit applications, like 6T 
SRAM cells (see section 5.1.5). 
The mean and the standard deviation of /off is depicted in figure 5:6. The presence 
of random discrete dopants results in a substantial increase in the average subthreshold 
leakage current with the reduction of a channel length. For example a/off for 18 nm is 
220nA/llm , which is more than 180% greater than the mean off current for a 35 nm 
MOSFET. This is highly undesirable from the static power dissipation point of view. 
250 - mean (lO!!) - aIO!! 
200 
I 150 
........ 
.... :~ 100 
50 
20 25 30 35 
L [nmJ 
g 
Figure 5:6 Mean and standard deviation of [off in the 35 25 and 18 nm MOSFETs 
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In order to visualize and compare the distributions the off-current for different 
channel lengths, the histograms of these distributions are presented for all three devices in 
figures 5:7, The column one represent plot of linear scale and two represent log(Ioff) 
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Unlike the distributions of the threshold voltage, which are close to normal 
-
distributions, the IOff distribution is a log-normal distribution (see figure 5:7 above). This is 
due to the exponential dependence of the subthreshold current on gate voltage. It is also 
important to note that there is substantial increase in the average subthreshold leakage 
current with the reduction of channel length. For example the average Ioffin 25 and 18 nm 
device samples are 95 and 152nNIlm respectively. This corresponds to a percentage 
increase of 11.7% and 72.7% respectively compared to the off-current in the 35 nm 
transistor. 
Figure 5:8 illustrates the channel length dependence of the extracted skew and 
kurtosis of the distributions of the off-current which in this case differ substantially from 
the expected value for the normal distribution. The other important information that can be 
drawn from the results plotted on figure 5:8 is that the smaller the gate length of the 
devices the more the dfstribution is skewed to the right (positive skew) with reference to 
the prototype device of 35 nm gate length. 
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Figure 5:8 3rd and 4th moments of the IOffdistribution in 18,25, and 35nm MOSFETs 
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5.1.4 Drain current variation in the strong inversion region 
For simplicity and computational efficiency, we have studied the drain current in 
strong inversion at low drain voltage as an indication of the fluctuations in the drive 
current (Ion). Although there will be a quantitative difference in the 1-V simulation results 
under high drain voltage, the qualitative difference estimated in previous simulation 
studies [6.2] is rather small. Hence the results presented in this section are good indications 
to the fluctuation of "Ion" despite the fact that the data are obtained from the atomistic 
device simulation at low drain voltage of 50m V. 
The corresponding data are extracted in strong inversion at gate voltage of Vg = 
850mV which is equivalent to the supply voltage of Vdd = 850mV. The drain current 
fluctuations in strong inversion are not as strong as in the subthreshold current. At high 
gate voltage the inversion layer charge screens the Coulomb potential of the individual 
discrete dopants reducing the potential fluctuations in the channel and the corresponding 
current fluctuations. 
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As expected there is a trend of increasing Ion fluctuation magnitude with the 
reduction of the channel length illustrated in figure 5:9. For example, the ±3cr variation of 
the strong inversion current for an 18nm transistor is about 288JlAlJlm, which is a 
significant current variation in such a small device. As with the distribution of the 
threshold voltage, the distribution of the on-current is also close to normal in form (see 
figure 5: 10). 
The inversion drain current is crucial to the performance of MOSFETS. One of the 
motivations of scaling down transistors size is to achieve high relative drive current in 
order to boost circuit performance. However variation in the drive current may result in 
mismatch in analogue applications and variation in the signal propagation times of digital 
circuits. 
The mean and the standard deviation of Iinv and Iojf for the different channel lengths 
are summarised in table 5:1. The skew and kurtosis of the off-current distribution is also 
added to the table. The Iinv current variations are relatively smaller comparing it with the 
corresponding Iojfvariations. On the other hand, the increases in the fluctuation of Iinv in the 
scaled devices are not negligible. There is a 35% increase of crhnv in the 25 nm transistor 
compared to the prototype 35 nm transistor. This percentage of fluctuation in Iinv increases 
to 176% in the 18 nm transistor. 
Average Standard deviation Skew I Kurtosis 
Lg (Iinv) (Ioff ) alinv aloff aVr Iojf [nm] 
[JlAlJlm] [nAlJlm] [IlAlJlm] [nAlJlm] [mY] 
35 282 35 18 78 33 2.4 8.1 
25 300 95 23 112 46 2.5 8.5 
18 350 152 48 220 61 3.0 12.0 
Table 5:1 Summary of selected statistical parameters 
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5.1.5 Impact of random discrete dopant fluctuation on circuits 
The IPF resulting from random dopants in individual devices discussed in the 
previous sections contribute significantly to mismatch [5.11] between neighboring devices 
in integrated circuits. Recent simulation studies show that random doping fluctuations have 
already adversely affected the yield and the stability of SRAM illustrated in figure 5:11 
[5.12][5.l3]. 
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Figure 5:11 Circuit schematics ofSRAM cell (a); Distribution ofSNM; adapted from [5.14] 
0.20 
Figure 5: 11 illustrates the random dopant induced distribution of static noise 
margin (SNM) in an ensemble of SRAM cells of various cell ratios at the transition 
characteristic for the advanced stages of the 90nm technology node. To obtain acceptable 
yield, in the presence of random dopants fluctuation, the cell ratio, r = (Wd / Ld ) / (Wa / La) 
(where Wand L are width and length of the driver and the access transistors in SRAM cell) 
must be increased from its nominal value of r = 1 to r = 3. However, this increase in cell 
ratio leads to a larger cell area and thus compromises SRAM scaling and hence the scaling 
of the majority of silicon based digital systems. Moreover, the simulation study in [5:14] 
also shows that fluctuation of SNM due to random dopants in the 35 nm device is 
comparable with the fluctuation caused by instabilities in the power supply of ±25%. 
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5.2 Line edge roughness in conventional MOSFETs 
Ideal MOSFETs are considered to have a straight gate edges as illustrated in figure 
5: lOa. However in real devices, the gate is prone to line edge roughness (LER) inherited 
from various imperfect process steps. In the past, LER had little impact on device 
operation because the gate length was much larger compared to the roughness of the gate 
edges. However, with transistors gate length scaled to sub-50nm the contribution of LER 
to overall IFF is becoming proportionally significant. Therefore, in. this work, we have 
investigated on the effect of LER on the variation in the electrical characteristics of 
advanced decanano MOSFETs. 
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Figure 5:12 Comparative illustrations of (a) an ideal transistor with straight gate edges and uniform channel 
width and (b) a top view of hypothetical gate edges which are constructed from a pair of the randomly 
generated rough lines used in this work for to investigate LER 
In'the following section, brief discussions of the main sources of LER are followed 
by results from process and device simulations that take in to account the effect of LER on 
the transistor's parameters. The simulation results are for gate lengths 35 and 25 nm. 
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5.2.1 Contributing factors to LER 
LER is a major process related problem, which affects MOSFET parameters. As a 
result of gate LER, gate geometry will vary from transistor to transistor. Since the drain 
current is related to the gate geometry the overall current may vary introducing also VT 
variation from transistor to transistor [5.15]. At the same time, the doping distribution near 
the p-n junctions will follow the gate shape introducing variations in the channel gate 
length. It is therefore important to control the LER in order to minimize the corresponding 
IPF. 
The main contributing factors for LER are: molecular structure (polymer aggregate) 
of resist, '" which will generate a line width fluctuation in resist pattern that will affect the 
final shape of the tran~istor line edge during the etching process [5.16]; the degree of 
mixing of resist materials (photosensitive compound, base resin, and organic solvent); the 
fluctuation of photo chemical events, like absorption of radiation and reflected photons and 
the pattern transfer process (etching) where the acid diffusion length can degrade the line 
edge and space pattern [5.17]. 
5.2.2 Characterisation of LER 
LER can quantitatively be characterized by an autocorrelation function with two 
parameters; a correlation length (A) and the root mean value (~). From a statistical point of 
view, the autocorrelation function (ACE) describes the dependence of values of random 
data at one interval on the values at another one [5.18]. It can directly be estimated from 
the sampled data values as the product of a distance dx-shifted with itself [5.19] [5.20]. 
Assuming that (f(x») = 0 over a large sample of discrete data, the ACF can be expressed 
as: 
1 N-r 
ACF(rAt) = N -r !;(f(Xn ) ) (f(xn+r »), (6.1) 
r=1,2, .. .m: (m<N) 
• The role of resist materials in the device manufacturing process is to perform the function of transforming a 
pattern placed on the mask onto a desired location. 
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in the case of LER I(xn ) is an estimation to the displacement from the average line 
(/(x») at point Xn (see figure 5: 12b), N is the number of samples regularly spaced by Llx 
over the width of the transistor, r is often called the lag number and m is its maximum 
value [5.21]. Usually LER is assumed to have a Gaussian or exponential ACF(x) given by 
equations (5.2) and (5.3) respectively. 
ACFG (x) =/12exp(-X%2) 
ACFE (x) = /12 exp(-f{) 
(5.2) 
(5.3) 
There is an additional parameter used for LER characterization known as a 
roughness exponent (a) discussed in the literature [5.20], [5:22], [5.23], [5.24] that takes 
into account the relative contribution of high frequency fluctuation to the spatial 
roughness. It is usually associated with LER in photo-resists and 2D-rough surfaces (for 
example Si/Si02 interface roughness). However, in this work we concentrate on the two 
parameters, /1 and A of the correlation function, which we believe are sufficiently adequate 
to characterize the gate LER. 
The parameter /1 characterizes the deviation of roughness magnitude with respect to 
the stationary length (/(x») (see figure 5:12b). The equation for /1 has a similar definition 
as the standard deviation in statistics and is given by: 
f (t(x,)-(t(x,)) )' 
;=1 N 
(5.4) 
Despite the simplicity of equation 5.4 to measure the vertical roughness (/1) it does not 
capture the property of roughness along the gate width [5.22]. Hence additional parameter 
to characterize LER is essential. 
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The ITRS (2001) defines LER as 3d. However)n the latest ITRS 2003 edition a 
new definition has been introduced. The new lithography guide line for LER is defined in 
terms of line width roughness (LWR) as LER = LWY,rz, and the required figures are given in 
table 6:2. The work on LER in this thesis has been performed prior to the guidance line; 
hence the values used in this work do not exactly parallel the roadmap. However the result 
obtained still highlights the problem that the presence of LER creates for devices. 
Year of production 2004 2007 2010 2013 2016 
Technology nodes hp90 hp65 hp45 hp32 hp22 
Dram Y2 pitch 90 65 45 32 22 
Printed gate length [nm] 53 35 25 18 13 
Printed gate CD* control (3cr) [nm] 3.3 2.2 1.6 1.2 0.8 
Line Width roughness (3cr) [nm] 3.0 2.0 1.4 1.0 0.7 
Table 5:2 ITRS guidelines for LER, LWR, and printed gate critical dimension (CD) variation 
The other parameter needed to more completely characterize the gate LER is A, 
which is a measure of the damping distance or the width of the autocorrelation function. 
A signifies the narrowness of the power spectrum [5.25] of the roughness along the gate 
width. The value of A often used is in the range of 20-50 nm. For most work presented in 
this thesis, the correlation length is taken to be 30 nm. 
5.2.3" LER Simulation approach 
In this work the investigation of LER and its effect on transistor parameters is 
mainly based on full device process simulation, in which the randomly generated rough 
line pattern is introduce onto the nominally straight gate in order to produce an LER effect 
during device simulation. The random lines are generated using a Fourier technique 
explained in detail in [5.26]. 
• C 't' I d' , (CD) are referred to dimensions of the smallest geometrical features like printed gate n Ica ImenSlOns " , 
length, width of interconnect line, contacts, trenches, etc., which can be formed dunng deVice manufacturing 
process. [5,27] 
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The RMS height and the correlation length are ~sed as inputs to the random rough 
line generator along with the corresponding choice of autocorrelation function, either the 
Gaussian or exponential ACF. Various values of RMS amplitude (8 = 1 nm, 2 nm, and 3 
nm) and a correlation length of A = 30 nm were used for each set of process simulated 
devices. In addition to this further values of A (5 nm and 15 nm) were considered to study 
how the gate shape and the metallurgic p-n junctions are affected by the autocorrelation 
length. 
The randomly generated rough lines of both gate edges are then used as a mask to 
transfer the roughness pattern to the poly gate during the etching process simulation step. 
The device structure obtained from the full process simulation is used as input to device 
simulation. In order to identify the contribution of LER to IPF, all the device process 
conditions including doping concentration and annealing time are identical to the originally 
calibrated and scaled d~vices with the exception of the introduction of LER to the poly 
gate. 
5.2.4 IPF due to LER 
In this section the effects of LER on the electrical parameters of MOSFETs 
including Ioff' Ion and Vr are presented for different 8 and A. 
5.2.4.1 The effect of LER on device parameters with various value of 8 
Figure 5: 13 shows the simulated Id- Vg characteristics of 50 n-MOSFETs, with 
nomirial gate length of 35 nm, gate width 100 nm and a randomly generated gate edges. 
Values of 8 and A are 1 nm and 30 nm respectively. The inset images show the 2-D net 
doping profile of the Si/Si02 interface of two extreme cases from the sample 
corresponding to Imax and Imin. The two devices are very different in terms of effective 
channel length. Compared to the effective channel of the 35nm MOSFET, which is 33 nm, 
'device A' and 'device B' have 22% smaller and 12% larger channel length respectively. 
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The approximate position of the polysilicon gate is also indicated in the figure 5:13. 
The p-njunction follows the shape of the gate. In order to study in more detail the effect of 
LER on impurity doping distribution and carrier mobility in those two extreme cases, the 
doping profile at the cross-section C-C is shown in figures 5: 14 and 5: 15. 
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Figure 5:13 i (r Vg characteristics for a sample of 50 n-channel MOSFETs, including LER effect with an RMS 
height of 1 nm. Values at high drain voltage of 850mV are plotted in logarithmic scale and those at low drain 
voltage of 50mV are plotted in linear scale. The image to the right is the net doping profile of the two 
samples with the minimum and maximum off currents. 
The main reason for the low performance of device B and the high performance of 
device A are the large and the small effective channel length respectively. At the same time 
according to figure 5:14, device A has lower doping concentration in the channel and 
higher average channel mobility, \JiCh) = 60.7 cm2 / Vs, compared to device B. In addition 
to larger effective channel length, device B has higher doping concentration in the channel 
giving average channel mobility, \JiCh) = 51.5 cm2 / Vs. Hence device B delivers lower 
performance. 
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Figure 5:14 I-D net-doping profile in the interface Figure 5:15 I-D net doping profile n the interface 
and mobility of device A at the cross section A-A and mobility of device B at the cross section A-A 
In order to be able to compare how different values of .::\ will affect the I
d
- Vg 
characteristics and the doping profiles of the 35 nm MOSFET, simulation results for .::\=2 
nm and .::\=3 nm are presented in figures 5: 16 and 5: 17 respectively. The variation of the 
distance between the metallurgical p-n junctions is shown for extreme devices in figures 
5:16 and 5:17 respectively. As expected, roughness increases with the increasing A As a 
consequence of gate width variation, the irregularity of the effective channel length defmed 
by the position of the metallurgic p-n junction ofthe transistors increases. 
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Figure 5:161a Vg characteristics of 50 n-channel MOSFET, RMS height of2 nm. 
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Figure 5:17 Ia Vg characteristics of 50 n-channel MOSFETs, including LER effects with an RMS height of 3 
run. The image to the right depicts the two extreme cases occurring as a result of LER in devices E and F 
among the simulated 50 devices. 
The final shape of the metallurgical p-n junction is detennined by all processing 
steps. Results of the process simulation at 4 stages of the simulation flow are presented in 
figure 5:18. The values of I!. are: 1 nm, 2 nm and 3 nm for the 35 nm transistor, and 3 nm 
for the 25 nm transistor. The correlation length is 30 nm in all cases. The width is 100 nm , 
which is more than three times the correlation length, adequate enough to capture the 
roughness effect along the device width that gives 2-D characterization of the LER. 
Images in the first row represent the shape of the gate after the etching step. Row 
two shows the deposited nitride offset spacer, which controls the effective channel length 
during the extension and contact area implantation. The images in row three show 2-D 
arsenic doping profile after the ion implantation procedure for the fonnation of source and 
drain extensions. 
At this stage only a very short spike anneal is perfonned at a relatively low 
temperature and for a very short period of time. Still some smoothing of the metallurgical 
junction compared to the gate edge shape is observable. The strongest effect on the doping 
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distribution is the rapid thermal annealing (RTA) process after the source/drain contact 
implantation. After the full process steps the p-n junctions in all three cases of different 
RMS height are smoothed by the RTA step. In addition to the smoothing the RTA 
advances the junctions reducing the effective channel length. 
Gate shape 
(Top view) 
Off-set spacer 
Junction 
formation 
Full process 
1 
35 25 
2 3 3 
Figure 5:18 LER with different values of~. The red colour in pictures of row 1 and 2 represent the 
h d 1 
'I' t material and yellow represents silicon dioxide insulator. The green colour in row 2 
etc e po YSI Icon ga e 
h 
'I ' oxy nitride spacer The red colour in pictures of row 3 (after the formation of p-n 
represents t e Sl Icon - . 
, , h th lysilicon gate is removed for visualisation purpose) represent the arsenic (As) doping 
JunctIon were e po 
.' a.nd drain region and the blue colour represent minimal As concentration in the 
concentratIon III source 
h 1 th
' t f: e The lines in pictures of row 3 and 4 show the position of p-n junctions. The width 
c anne near e III er ac . 
of the device is 100 nm 
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Figure 5:19 depicts samples of I-D net doping profiles of the devices presented in 
figure 5:18. The net doping profile shown in closed and open symbols corresponds to 
devices in row three and four respectively. After full device process steps the increase in 
the net channel doping (near the interface of Si/SiOz) is shown in figure 5:19 for all cases 
of RMS heights. 
I -- Ful f!OO3SS --Ps as inpantocJ I 
1dl d=lnm 1cf' d=2run Hrl d=3run 
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Figure 5:19 I-D channel doping profiles near the interface of devices shown in figure 5:18. Images in row 
three represent 2D arsenic doping profile just after the implantation and the corresponding I-D profile is 
shown in filled symbols. Images in row 4 represent after full process simulation and the corresponding I-D 
profile is shown in open symbols. 
The overall effects of LER on IPF using various values of RMS are illustrated in 
figure 5:20. The third row depicts the histogram for the Ion distributions. The Ion fluctuation 
in the 35 nm MOSFET doesn't show a significant difference for different values of ~. On 
the other hand there is a steady increase in average derive current from 670 JlA/Jlm to 741 
JlA/Jlm as the RMS value increases from 1 nm to 3 nm. This is due to shorter channel 
length as the RMS value increases from 1 nm to 3 nm. 
The corresponding off-current distribution is shown in row 1 and 2 both in linear 
and logarithm scales in figure 5:20. The off-current distribution often can be described as a 
lognorm~I. The fluctuation in off-current significantly increase with the increase of ~. 
When ~ = 1,2 and 3 nm the standard deviation of the off-current is 55, 79, and 157nA/Jlm 
respectively (table 5:4). Since the roughness increases with increasing RMS values, the off 
current fluctuation is increasing as expected. 
158 
Intrinsic Parameter Fluctuations in Scaled MOSFETs Chapter 5 
RMS = Inm RMS=2nm RMS =3nm 
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Figure 5:20 Histograms showing distributions of intrinsic device parameters in the 35nm n-MOSFET. The 
columns and rows represent RMS values and the corresponding distribution of electrical parameters 
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respectively. The correlation length is 30nm in all cases. Row 1 and 2 show linear scale and logarithmic scale 
of the off-current distributions respectively. 
The negative impact of LER on the threshold voltage variations and subthreshold 
slope is also shown on the histogram distributions of VT and S illustrated in figure 5:20. 
The two important features of electrostatic integrity (threshold voltage and subthreshold 
slope) in the 35 nm transistor are compared in row four and five. For example, the ±3aVT 
variation for corresponding RMS values of 1, 2 and 3nm are ±(22, 30 and 80mV) 
respectively. The other aspect of VT degradation is the short channel effect, which is the 
decrease of threshold voltage as the effective channel length is reduced [5.7]. As 
previously discussed, the length between the metallurgical p-n junction decreases for the 
The simulated values of important MOSFET parameters for the gate length of 35 nm and 
25 nm with the effect of LER included are summarised Tables 5:3 and 5:4. 
La [nm] 35 25 
/}. [nm] 1 2 3 3 
Ion-MAX [J-lA/J-tm] 761 797 817 803 
Ion-MIN [J-lA/J-lm] 574 575 627 469 
Ioff-MAX [nA/J-lm] 285 411 710 2456 
IOjf- MIN [nA/J-lm] 41 14 46 334 
ld-max @ 50mV [J-lA/J-lm] 137 143 146 99 
hmin @ 50mV [J-lA/J-lm] 97 104 110 158 
Table 5:3 Comparison of electrical parameters 35 and 25nm gate length of n-channel MOSFETs with LER 
effect. 
LG RMS a(loff ) a(lon) a(VT ) as (Ion) (IoJ! ) 
[nm] [nm] [nAl,um] [,uAI,um] [mV] [mV I dec] ,uAI,um nAl,um 
1 55 46 "'<1, 1.-. 1.7 670 104 
35 2 79 45 10.03 1.5 690 131 
157 41 26.5 """ 741 258 3 -.1 
25 3 393 95 49.5 10.8 640 168 
Table 5:4 Summaries of device parameters with the effect of LER 
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The ±3crlon for the 25 nm MOSFET is about ±285 ~N~m (see table 5:4) for the 
".,</ 
RMS value of 3 nm. Furthermore, comparing the 35 and 25 nm gate lengths MOSFETs, 
±3lTloffvariation in 25 nm transistor is approximately ±1100 nN~m which reflects a 60% 
higher off-current variation than in the 35 nm MOSFET. 
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log (/0) 
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IOJJ[nNf.lm] 
Figure 5:21 Linear scale of loffdistribution in Figure 5:22 Logarithmic scale of loff distribution in 
the 25 nm transistor with RMS=3nm the 25nm transistor with RMS=3 nm. 
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Figure 5:23 Istogram 0 
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5.2.4.2 The effect of correlation length (AJ 
As discussed earlier, one of the parameters used to characterise LER is the 
correlation length. In this section the effect of different values of A (5 run, 15 run and 30 
run) on metallurgical and p-n junctions and the device characteristics are presented. In all 
simulations here, the RMS value is kept 3 run in order to separate the contribution of 
correlation length in characterizing the LER. The simulated devices have a 35 run gate 
length. With the exception of different correlation lengths, the process corresponds to the 
calibrated 35 run MOSFET. 
A = 30 run A = 15 run A = 5run 
Figure 5:24 Gate shape and arsenic doping profile of three randomly generated MOSFETs using 
I · I gth 30 15 and 5run Row 1 shows top view of gate shape before As-implantation (the grey corre anon en s " . 
I t 'tr'de spacer and red represents polysilicon gate material) and rows 2-3 depict the mapping co our represen s III J 
f ' tr n' (orange colour) 5 seconds and then after 15 seconds annealing respectively and row o arseruc concen a on , 
4 shows distribution of arsenic and p-n junctions after full process. 
162 
Intrinsic Parameter Fluctuations in Scaled MOSFETs Chapter 5 
The gate shapes of three randomly generated MOSFETs using A of 5, 15 and 30 
nm are illustrated at the top of figure 5:24 (first row). }he arsenic doping profile and the 
metallurgical p-n junction immediately after the arsenic implantation, and at 5 seconds and 
after 15 seconds activation, are illustrated in rows 2 and 3 respectively. 
The p-n junction position follows almost precisely the shape of the gate edge in the 
case of large correlation lengths. The 3D implantation and the diffusion associated with the 
activation step smear almost completely short wavelength features at small correlation 
lengths. 
lx1O-3 
10-3 8x104 -A-A=5nm 
-o-A= 15nm 
104 ,....., 6x104 --A=3Onm ,....., [ [ --NOlFR 
< 10-5 -A-A=5nm ~ 4x104 
........ 
-0- A= 15nm 
"""Q 
"""Q 
10-6 -- A=3(hn 2x104 
__ NOIER. 
10-7 0 
0.0 0.2 0.4 0.6 0.8 0.0 0.2 0.4 0.6 0.8 
(a) VG[V] (b) VG[V] 
Figure 5:25 laVg Characteristics at high drain voltage of 850mV for the 35nm n-channel MOSFET, (a) log 
scale and (b) linear scale, with the effect of LER simulated for various correlation lengths 
Figure 5:25a and b compare the Id-Vg characteristics among three devices with LER 
and the reference 35 nm transistor without LER. Exactly the same doping conditions and 
process flow simulation have been applied to all four devices. The degradation of 
subthreshold slope is noticeable in figure 5:25a while the drive current variation can be 
deduced from figure 5:25b. When the correlation length is 5 nm IOff is almost an order of 
magnitude larger than the calibrated reference 35 nm device without LER. 
Although Ion increases with decreasing correlation length, the more rapid increase 
in IOff results in an overall deterioration of device performance. The dependence of IOff and 
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Ion on A are summarized in table 5:5. The simulation results presented in this sub-section 
do not represent statistical measures of ensembles of devices (like the mean value and the 
standard deviation). Curves shown in figures 5:25a and 5:25b represent four individual 
devices. However, the results and trends of variations reasonably reflect the impact of 
different values of correlation length (A) on intrinsic device parameters. 
A Ion IOff 1m Mon MOff 
[nm] [~AI~m] [nAl~m] Ieff [~AI~m] [nAl~m] 
10 836 1830 456 110 1730 
20 794 1450 547 68 1350 
30 751 330 2275 25 230 
NoLER 726 100 7255 
Table 5:5 Off-current and on-current in 35 nm n-MOSFET with LER of different correlation lengths 
5.3 "Deterministic" LER simulation 
In order to understand better the effect of LERIL WR on transistor performance and 
IPF we have simulated different specific patterns reflecting generic roughness 
configurations, which are referred in this work as "deterministic" LER. Although these 
specific geometric gate patterns do not represent the overall property of randomly 
generated rough edges, they can assist in investigating the effect of asymmetric gate edges 
on the 1-V characteristics and the local distribution of dopants near the p-n junctions. It is 
also possible to determine which of the two irregular edges, source or drain, has the larger 
impact on device properties. In this section, the investigations of eight different 
combinations of geometric gate patterns are presented. 
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5.3.1 Local doping variation 
The variation of gate length along the width of the device will affect the local 
doping distribution, in particular the pattern of the p-n junctions. Ideally the doping 
concentration will have the same profile everywhere along the width of the channel. This 
will result in a uniform effective channel length along the channel width. The uniformity 
results in uniform Vr, Ion and IOff· However, the presence of LER or LWR changes this 
idealistic picture of devices. 
To highlight the impact of the gate pattern on the doping distribution, we examine 
the doping profiles of different positions along the channel width. One of the 3D device 
structures with a particular gate obtained from the process simulation was partitioned into 
four parts as illustrated in figure 5:26. The positions are selected where the doping profile 
along the channel was' changed significantly as a result of the gate shapes changes. A 
vertical slice in those positions gives a corresponding 2-D image on x-y plane, from which 
the 1-D doping profiles near the interface are extracted. 
Images of the 2-D doping profiles for arsenic in source and drain regions and the 
net doping profile in the device for all four different positions are shown in column one 
and two of figure 5:26. The cut plane positions are marked on the image that shows the top 
view of the gate. The profiles for both arsenic and net doping are not symmetric with 
respect to the middle of the channel. 
For example, the image for the 2-D profile in row one of figure 5:26 depicts fewer 
dopants near the source junction than the drain junction which indicates that the doping 
distribution depends strongly on the 2D shape of the gate edge. The roughness of the gate 
edge, shown in figure 5:26b is passed onto the p-n junction during the implantation process 
but also smoothed by the high temperature annealing steps. 
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Cut position 4 
(a) 
(b) 
(c) 
Figure 5:26 2-D doping profiles of arsenic dopants (fIrst column, which is represented by red colour) and net 
doping profIles (second column where the blue colour represents all p-type red represents all n-type dopants) 
in different positions along the device width. The fIgures in rows correspond to the doping profIles in the 
marked cut planes position (a), p-n jIillction (b), and the 3-D doping profIle of arsenic is shown in (c). The net 
doping is usually defmed as the difference between the acceptors (Na, like boron and indium) and donors (Nd, 
like arsenic) dopants in the device. 
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The 1-D profiles of all dopants in the 4 marked positions on figure 5 :26a are shown 
in figure (5:27). Although the net doping concentration in the middle of the channel is 
,.~,* 
almost the same for all four positions, the distance between the metallic p-n junctions 
varies significantly from position to position along the gate width. In addition to the 
effective channel width variation, the doping profile also becomes asymmetric in the 
neighbourhood of the source/drainjunctions. 
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Figure 5:27 I-D doping profiles in the SilSi02 interface along the channel of the same device but at different 
position along the gate width as shown in figure 5:26a. 
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5.3.2 The effect Deterministic LER on I-V characteristics 
The eight specific geometric gate patterns which are employed to study the 
deterministic LER are shown in figure 5:28. The first row depicts the top view of the gate 
and the second row depicts the p-n junction of the corresponding geometric patterns after 
full process simulations. 
DI D2 D3 D4 D5 D6 D7 D8 
Figure 5:28 Basic geometric elements ofLER 
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Figure 5:29 Id-Vg characteristics of the basic geometric gate patterns shown in figure 5:23 
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Device D7 has the worst Ioff =1160 nNJlm, which is more than eleven times the 
off-current of the original prototype 35 nm MOSFET~ (100 nNJlm). This is because the 
channel length in the middle of the device is greatly reduced, which results in an overall 
reduction of the effective channel length and as a consequence there is an increase in 
current. Another interesting observation is that it does not make a significant difference 
whether the defect is at the source or at the drain edge of the gate. For example the defects 
in devices D 1 and D3 are mirror images, and their impact on the drain current is almost the 
same. The same result holds for the other two pairs of mirror devices, (D2, D4) and (D5, 
D6). 
5.4 Chapter summary 
Intrinsic parameter fluctuations in decanano MOSFETs induced by the number and 
position of discrete random dopants in the channel are statistically investigated, together 
with the impact of line' edge roughness. Conventional transistors with gate lengths of 35 
nm, 25 nm, 18 nm, 13 nm, and 9 nm, which correspond to all technology node generations 
in the 2001 edition of the ITRS, are used in the investigation. 
In the case of random discrete dopants, the fluctuation of all three important 
MOSFET parameters namely Vr, Ion and Ioffincrease with decreasing transistor gate length. 
For example, the ±3aVr variation for 18 nm n-channel MOSFET is ±360mV. In the 9nm 
device the ±3aVr- ±51OmV, which is unacceptably high bearing in mind that the supply 
voltage for the corresponding technology node is expected to be Vdd -500-600mV. 
Similarly, the fluctuations in Ioff and Ion are increasing with the decreasing gate length. aloff 
for 18 nm n-channel MOSFET reaches 220 nNJlm, which is 180% more than the standard 
deviation in the prototype 35 nm transistor. alon for the same device is -45JlNJlm. 
LER which is rapidly becoming one of the major sources of IPF has also been 
investigated. Different values of RMS and correlation lengths have been used to 
investigate their impact on the MOSFET parameters. The threshold voltage fluctuation in 
the 35 nm MOSFET as a result of LER isaVT = 26.5mV. This increases significantly to 
aV
T 
= 45.5mV , in the 25 nm MOSFET, an increase of 72%. The corresponding a/off for 
the same devices are 157nNJlm and 393nNJlm respectively. However, in the 35 nm or 25 
nm MOSFETs, random discrete dopants remain the dominant source of IPF. 
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Chapter 6 
6 
The scaling of silicon on insulator 
In the previous' chapters we discussed the scaling of conventional MOSFETs 
, 
and the limitations and challenges that the semiconductor industry is facing to sustain 
Moore's law until 2018 (end of the present roadmap) and to extend it beyond. It was 
highlighted that conventional transistors with gate length of 18, 13, and 9 nm are 
increasingly difficult to design due to severe short channel effects, gate oxide tunnelling, 
power dissipation, intrinsic parameter fluctuations and the resulting loss of performance. 
Therefore, it is very important to consider alternative device architectures that do 
not have some of the limitations of conventional MOSFETs and that may be realised 
with minimal changes to process technology. That is why the last two editions of the 
ITRS cover emerging research devices and technologies in great detail. At the same 
time, it calls for the attention of the research communities and the microelectronics 
industry to intensify research and development on non-classical FETs. 
According to the 2004 update of the ITRS [6.1], there are four other categories 
of non-classical CMOS structures aside from the 'quasi-ballistic' FETs [6.2][6.3]. The 
first category is transport enhanced PETs [6.4], which allow improvements in current 
drive by using mechanically strained inversion layers or by introducing materials into 
the chan'nel with higher carrier mobility than silicon (for example the use of III-V 
compound semiconductor materials) [6.5]. 
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The second type of architecture is ultra thin body SOl FETs [6.6]. The other two 
categories are: source/drain engineered FETs (to minimise parasitic resistance and 
capacitance in source and drain regions) [6.7], and multiple gate FETs [6.] with the 
potential advantages of high drive current and improved short channel effect and 
subthreshold slope. 
Dealing with all the categories of emerging devices and technology mentioned 
above would require multiple research programmes. In this work we concentrated solely 
on the scaling of ultra thin body silicon on insulator (UTB SOl) FETs. The results have 
been used by other members' of Device Modelling Group at the University of Glasgow 
to study intrinsic parameter fluctuations in these scaled devices and their subsequent 
impact on SRAM cells. 
This chapter is structured as follows. The first section provides a brief 
description of the generic structure, the basic properties, and the advantages of SOl 
MOSFETs. The second section discusses scaling scenarios for the UTB SOl MOSFETs 
considered in this work. The electrical characteristics corresponding to various scaling 
scenarios are presented in section three and concluding remarks are given in the final 
section. 
6. 1 501 device structure 
SOl transistors have been around for more than two decades [6.8]. However, 
poor performance and instability in the early stages of their development, together with 
the continued scalability of classical MOSFET structure, kept SOl transistors out of 
favour in the mass market of semiconductor industry . 
. The slow progress in improving SOl wafers was related to problems with 
uniformity of the thin silicon layer, defect density at the bottom interface and 
problematic bonding technology, among other technological difficulties. From a circuit 
design point of view, the floating body effect was a major problem in partially depleted 
SOl devices. All of this changed in the early 90's when SOl devices began to promises 
the capability of delivering better performance than the conventional transistors [6:9]. 
With the introduction of smart cut and Unibond technology [6:10][6:11], the possibility 
of manufacturing high volume 300mm SOl wafers become a reality [6:12]. 
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The demonstration of encouraging research devices and, in particular, ultra-thin 
body (UTB) SOl MOSFETs [6.13] increased the chance of such devices replacing the 
conventional MOSFETs at the 45nrn technology node and beyond. 
(a) 
Buried oxide 
p-type substrate 
)( 
o 
.... 
Figure 6:1 Typical PDSOI (a) and FDSOI (b) structures 
(b) 
p-type substrate 
The structure of the classical SOl transistor is similar to the structure of a 
conventional MOSFET with the exception of accommodating a buried oxide in the 
silicon substrate as shown in figure 6:1 [6.14]. The main reason why the oxide is placed 
just under the diffusion depth of the implanted impurities in the source/drain region is to 
eliminate (minimize) the junction capacitance. The reduction of junction capacitance 
increases the switching speed of the devices in CMOS circuits 
6.1.1. Partially depleted and fully depleted 501 
There are two types of SOl transistors, partially depleted (PD) and fully depleted 
(FD), illustrated in figure 6:1a and 6:1b respectively. This section reviews the major 
properties and shortcomings of both PD and FD SOl MOSFETS. In PD SOl the silicon 
body is thicker than the gate depletion width so that the depletion layer covers partially 
the space under the gate, while in FD SOl the silicon layer thickness is smaller or 
equivalent to the depletion width; hence the name fully depleted SOl. 
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PDSOI has some advantages over conventional MOSFETs. For example, 
PDSOI circuits have higher operating speed. They can deliver up to 20% more 
performance than the corresponding bulk transistor and can reduce power dissipation 
for the same supply voltage by up to the 50% [6:15]. A 25% performance improvement 
of a 33 nm transistor fabricated on a 45 nm thick silicon layer was reported in 
[6: 16].The increase in circuit performance is mainly attributed to reduced junction 
capacitance (q) [6: 17] between the source/drain region and the silicon substrate. Cj 
virtually disappears when the insulator (the box oxide) is buried in the substrate (figure 
6:1) 
sal transistors can be integrated to greater density and are relatively more 
resistant to soft-errors caused by bombardment of high energy particles or ionizing 
radiations from cosmic rays or nearby radioactive materials that may lead to a change in 
the state of stored digital data [6.18] [6:19]. The elimination of the reverse body effect 
in stacked digital circuit applications [6:20] is also another advantage of sal over bulk 
transistors. 
However, PDSOI has its own disadvantages as a result of the way the device is 
structured. One of the major shortcomings of PDSOI is the floating body effect. It is the 
source of most of the unwanted properties of sal transistors, for example: unstable 
threshold voltage (dynamic Vr variation) due to the variation of substrate-source voltage 
(VBS) [6:9] [6:21], a sudden increase of the drain current near the saturation region, often 
termed as a "kink effect"t [6.22] [6.23] and the switching memory effect which may 
cause delay variations in circuits. 
Among the suggested solutions for minimizing the floating body effect is a 
reduction in silicon thickness, tsi, so that there will not be a neutral region, or to use a 
body contact [6.24]. Creating a body contact (body-grounding) is unfavourable from 
manufacturing point of view. The alternative approach, the reduction in tsi leads to the 
second type of SOl structure known as fully depleted (FD) [6:25]. In FD SOl, the 
silicon layer is smaller than the gate depletion width. The absence of an un-depleted 
substrate"greatly reduces the floating body effect in FD sal. 
t Kink effect is mainly caused by impact ionization resulting in the increase in VBS with increasing V tid· 
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6.1.2 Ultra thin body SOl 
Ultra thin body (UTB) SOl is the extension of FDSOI. The main difference 
between the two is the silicon layer thickness. The silicon layer thickness for UTB-SOI 
transistors is usually, tSi ~ lOnm [6.26] [6.27]. UTB s a l FETs are expected to deliver a 
solution to the difficult challenge facing the scaling of conventional MOSFETs to deep 
nano-scale dimensions [6.7]. In the past there was some concern about carrier mobility 
degradation for p-type UTB SOl for small tsi [6 .28]. 
However recent work in [6.29] shows that UTB s a l transistors are a promising 
alternative to the conventional MOSFET near the end of the ITRS. Furthermore; 
recently researchers have experimentally demonstrated excellent carrier mobility 
characteristics in p-type UTB s a l by changing the silicon crystal lattice orientation 
from the conventional (100) to (110) [6.30]. 
The specifications for silicon layer thicknesses shown in table 6:1 are from the 
2001(highlighted) and 2003 editions of the ITRS. They are basically identical, bearing 
in mind that the values given in the 2003 edition are for the "initial" thickness of the 
silicon layer, while in the 2001 edition, the dimensions are given for the ''final'' silicon 
layer thickness in the FD SOl wafer fabrication stages. 
Year of production 2004 
2007 2010 2013 2016 
Technology Node 90 
65 45 32 22 
Physical Lg 37 
25 18 13 9 
ITRS'03 (Initial - tsD 21-39 18-33 
15-19 14-16 13-14 
ITRS'Ol (Final -tsi) (11-19) (8-13) 
(5-9) (4-7) (3-5) 
ITRS'03 (Initial tbox) 56-94 42-70 
26-44 18-32 14-22 
ITRS'Ol(Final tbox) (28-46) 
(19-31) (14-23) (10-16) (7-11) 
Table 6:1 ITRS requirements of the silicon layer and Si02 thickness in 2001 and 2003 editions (all 
dimensions in nm). 
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6.2 Scaling Study of UTB-SOI MOSFETs 
The scaling study of the UTB SOl here is mainly focused on devices with 
channel lengths required for the 32 and 22 nm technology nodes (see table 6: 1) and 
beyond. The generic device structure together with important design parameters used 
for device simulation is illustrated in figure 6:2. Initially, the scaling investigations of 
UTB-SOI transistors were performed on wide range of channel lengths spanning from 5 
nm to 15 nm as shown in table 6:2, for various combination tsi and tox values. 
The starting point in the scaling investigation is a 15 nm device with silicon 
body thickness of tsi = 3 nm and gate oxide of tox = 1 nm. The value of silicon layer 
thickness tsi =3 nm has been selected based on the finding that electron mobility 
increases when tsi is in the range of 3-5 nm, due to sub-band level modulation by 
quantum mechanical confinements effects in ultra thin Si layers [6:31] [6:32] 6.33]. 
Table 6.2 shows the various scaling schemes where the values for tsi and tox are 
approximated based on equations (6.1) and (6.2) 
(6.1) 
(6.2) 
L* is the channel length· of the scaled thin SOl MOSFETs. The investigation of the 
c 
electrical parameters of the scaled UTB-SOI MOSFETs, presented in section 6.2.1 is 
performed using the device simulator, Medici [6:34]. Concentration dependant, lateral 
and vertical electric field dependant mobility models have been employed to perform 
the device simulation. 
Once the electrical properties of devices shown in table 6: 1 were simulated, 
three devices with channel lengths 15 nm, 10 nm and 5 nm were selected for further 
scaling investigations. The silicon layer thicknesses of these devices have been sub-
linearly scaled assuming the outline given in table 6:2, the ratio between two successive 
channel lengths. The value of tSi for the corresponding channel lengths of 15 nm, 10 nm 
and 5 nm SOl are 3, 2.5 and 2 nm and the oxide thickness was scaled linearly. During 
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the scaling process, both t;; and t;x of the 15 nm channel device, were kept constant of 
3 nm and 1 nm respectively as a reference device parameters. The highlighted values in 
the last row of table 6:2 depict the three selected devices. 
t . = 3 - 1 nm 
SOl 
1..-______ ---1  VDD tox=1- 0.3 nm 
Y~ Buried Oxide 20-50nm :.. .... 
Figure 6:2 Generic diagram of ultra-thin SOl used for investigations of various scaling schemes in this 
work. 
Lc [nmJ 15 12.5 10 7.5 5 
Scaled parameters [nmJ tSi tox tSi tox tSi tox tSi tox tSi tox 
Not scaled 3 1 3 1 3 1 3 1 3 1 
tox: linearly scaled 
3 1 3 0.8 3 0.7 3 0.5 3 
tSi: constant 
tox: constant 3 1 2.5 1 2 1 1.5 1 1 1 
tSi: linearly scaled 
tox: linearly scaled 3 3 2.5 0.8 2 0.7 1.5 0.5 1 0.3 
tSi: linearly scaled 
tox: linearly scaled 3 1 2.5 0.7 2 0.3 
tSi: Sub-linearly scaled 
S " of ("nvestigated scaling scenarios UTB-SOI MOSFET Table 6:2 ummanes 
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The major scaling issue of UTB-SOI is control of the silicon layer thickness. 
The fluctuation of device parameters in UTB-SOI comes from interface roughness in 
both sides of the thin silicon layer [6.35]. Since the channel is un-doped - or at least the 
doping concentration is low (_1015 /cm2) - the random doping may not playa significant 
role in inducing IPF compared with the tSi variation. ITRS'04 recommends a very tight 
control (tolerance ±5%, 3 CJ) of silicon layer thickness during fabrication processes by 
2009. 
6.2.1 Electrical characteristics 
The electrical characteristics of the selected UTBSOI devices are presented in 
this section. Table 6:3 shows the summary of simulation results for the three devices 
with channel lengths of 15, 10 and 5 nm. The simulation of these devices is based on the 
scaling scenarios given in table 6.2. 
Lc tsoi tax Vr L1Vr S lOll lojf IOI/Ia.!! 
[nm] [nm] [nm] [mY] [mY] [mY/dec] [)IN)lm] [nN)lm] 
15 3 1 262 119 91 1283 88 14535 --. 
3.0 1.0 182 305 131 1541 25900 59 
3.0 0.7 223 103 113 1823 1547 1178 
10 2.0 1.0 241 167 99 1286 616 2088 
2.0 0.7 268 170 87 1552 70 22171 
2.5 0.7 246 158 98 1693 692 2447"1 
3.0 1.0 -42 1100 231 2863 9x10
5 3 
3.0 0.3 104 507 204 3803 4x10
5 10 
5 1.0 1.0 168 1067 115 2871 1x10
6 3 
1.0 0.3 292 67 73 1861 3 6x10
5 
I .. .-i- III i- "'- 1- 3 47 '1 2.0 0.3 209 219 2955 " 9x103 
Table 6:3 Investigations of various scaling scenarios 
The first four rows of for 10 and 5 run devices correspond to linear scaling 
described in the previous section. By taking in to account the balance between the 
performance factor (current drivability) and electrostatic integrity (good Vr, S, and l ojf), 
the forth option shown for both devices is the optimum choice. The ratio lon/lojJ for 
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both devices is about four order of magnitude which is acceptable margin between the 
off and drive currents. The subthreshold slope of 5 nm device for the fourth option is 
near ideal (73mV/dec), and the subthreshold slope for the 10 nm device is also very 
good (87mV/dec). 
However, manufacturing a silicon layer of 1 nm (roughly 2 lattice constants) for 
the 5 nm device is an extremely difficult technological challenge. Therefore we opted 
for the pragmatic scaling scheme highlighted in table 6:3 where the oxide thickness is 
scaled linearly along the gate length while the silicon layer thickness is scaled sub-
linearly. 
The Id- Vg characteristics of the three devices at Va-=50m V is plotted using a 
linear scale in figure 6.3. The shape of the characteristics clearly indicates increasing 
problem associated with the access resistance of the scaled devices. To highlight the 
subthreshold behaviour of the three devices, the semi-logarithmic plot of the Id- Vg 
curves at low drain voltage of Vd = 50 m V is shown in figure 6.4. The subthreshold 
swing of 15 and 10 nm devices is reasonably good compared to the estimated S = 
ll1mV/dec for the 5 nm device where. The threshold voltage VT for all three devices 
adjusted by the gate work function is about one quarters the supply voltage of VDD = 
850 mY, which is within acceptable device design rules. 
,......., 
S· 
:::t 
6.0xl0 -4 
-4 4.0x10 
< -4 ~ 2.0xl0 
-t.-LCh = 5nm, 
t . = 2nm, t = O.3nm 
51 OX 
--0-- L ch = 10nm, 
t. = 2.5nm, t = 0.7nm 
51 ox 
-o--L = 15nm, 
ch 
t . = 3nm, t = 1nm 
51 ox 
0.0 0.2 0.4 0.6 0.8 1.0 
Vg [V] 
Figure 6:3 Plot of linear scale fa Vg characteristics at low drain voltage of VDO = 50mV of the same 
devices. 
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The high drain voltage Id- Vg characteristics for all three devices are also plotted 
in figure 6:4. The 15nm channel UTB SOl transistor ha~ a drive current of 1283 J,tAlJ,tm 
at the supply voltage of Vdd = 850mV (figure 6:5a). In the case of the 10 and 5 nm 
channel SOl devices there is an increase of 32% and 130% in Ion compared with the 15 
nm channel SOl device. However, the off-current increase in the 10 and 5 nm channel 
devices is much higher than in the case of the 15 nm channel device (Figure 6:5b). This 
can be adjusted by an appropriate choice of threshold voltage, at the expense of reduced 
current drive. 
--A-- L
ch= 15nm, Vdd = 50mV 
--6- L
ch= 15nm, Vdd = 850mV 
--LCh = lOnm, Vdd = 50m V 
----0-- L
ch= lOnm, Vdd = 850mV 
---'II'- L
ch= 5nm, Vdd = 50mV 
~LCh= 5nm, Vdd= 850mV 
10-9 ...!---.,..----r--.----r----..---r--...------,--r--.-----, 
0.0 0.2 0.4 0.6 0.8 1.0 
VG [VJ 
Figure 6:41,r Vg characteristics of the UTB-SOI with Lc = 15,10 and 5nm. 
Figures 6:5 and 6:6 depict channel length dependence of the critical performance 
parameters, and electrostatic properties of the three devices respectively. As expected 
The 5 nm transistor has the worst parameters in almost all categories. Both the off-
current and the threshold voltage roll-off, L1VT, are high for the 5 nm device compared 
with the other two devices. 
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Figure 6:5 Critical performance parameters 
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Figure 6:6 Vr, LlVr and subthreshold slope 
Lc = 15 nm, tSi = 3 nm, tox = 1 nm 
1.5x 10"3 
~_-----Va=850mv 
~_------Va = 750mV 1.2xlO"3 
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'J 6.0xl0"4 S ___ --------Va =550mV 
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0.0 Va = 150mV 
0.0 0.3 0.6 0.9 
Figure 6:7 Ia Vd (a) and Ia Vg (b) characteristics of the 15 nm channel 
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For completeness Id- Vd characteristics for the three devices with 15 nm, 10 nm, 
and 5 nm channel lengths are given in figures 6:7-6:9. In all three cases the output 
characteristics show well defined current saturation. 
8' 
::::t 
< \o...--J 
~o. 
L = 10 nm, ts'= 2.5nm, t = 0.7nm 
c I ox 
1.2xl0-3 
VG= 850mV 
9.0xl0-4 
_------ VG = 750mV 
6.0xl0-4 
_------- VG = 650mV 
_------- VG=550mV 
__ ------- VG = 450mV 
J~~~~;;::::::::::::::~~~~~VG=350mv VG = 250 V O. V = 150mV 3.0xl0-
4 
0.0 0.3 0.6 V
D 
[V] 
0.9 
Figure 6:8 fa Vd (a) and fa Vg (b) characteristics of the 10 nm channel 
3 .Ox 1 0-3 
2.4x 1 0-3 
8' ~ 1.8xlO"' 
\o...--J 3 ~o. 1.2xl0-
6.0x 1 0-4 
L = 5 nm, t . = 2nm, tox = 0.3nm 
c Sl 
_------VG=850mV 
-------
VG = 750mV 
-------
VG = 650mV 
~----
VG =550mV 
VG = 450mV 
_--------------VG=350mV 
__ ---------=:VG=250mV ~~~~~:-~:;~~~~~================::VG=150mV O. 
0.3 0.6 
V
D 
[V] 
0.9 0.0 
Figure 6:9 fa Vd (a) and fd- Vg (b) characteristics of the 5 nm channel 
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6.2.2 Mobility and carrier velocity in UTe 501 
Electron mobility, electric field and the electron velocity along the channel of 
the selected 3 devices with 15 nm, 10 nm, and 5 nm are depicted in figure 6:10 a, band 
c. As expected from drift-diffusion simulations, the maximum electron velocity in the 
channel of these devices is around the saturation electron velocity in the bulk silicon 
(_107cm2/V-s). This is an indication that the simulation, which does not include velocity 
overshoot effects, underestimates device performance. 
Further reasons to expect higher performance in the simulated devices is the 
absence of 'volume inversion' [6:36] and confinement related lifting of the degeneracy 
of the 6 fold L\-valley in silicon. 
The doping concentration in the channel (1015/cm3) is very low compared to the 
equivalent conventionai MOSFET (_10 19Icm3) discussed in chapter 4, and results in a 
significant increase in the mobility and the carrier velocity in the simulated devices. The 
approximate average electron mobility along the channel of all three is plotted on figure 
6: lOa. Comparing the carrier mobility of, for example, the 10 nm UTB SOl device with 
a scaled conventional 9 nm MOSFET (chapter 4); there is more than a 100% mobility 
enhancement (see table 6:4). 
Lg [nm] (pJ [cm2y-1s-l] 
5 59 
SOl MOSFET 10 74 
15 78 
9 21 
Conventional MOSFET 13 32 
18 35 
Table 6:4 Carrier mobility in UTB SOl and scaled conventional MOSFETs 
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(a) --Lc = 5 nm ----Lc = 10 nm --L = 15 nm c 
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Figure 6:10 Electric field (a), electron velocity (b) and electron mobility of the selected UTBSOI 
MOSFETs with the channel lengths of Lc=15,10 and 5 nm 
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6.3 Conclusions 
Scaling of ultra-thin body SOl MOSFETs has been investigated. In order to 
guarantee electrostatic integrity the silicon layer should be scaled to 3 nm, 2.5, and 2 nm 
in the 15 nm, 10 nm and 5nm UTB SOl MOSFETs respectively. The good performance 
of the scaled devices is partially due to the higher mobility compared with the scaled 
conventional MOSFETs of similar technology node due to low channel doping. With 
appropriate work functions for the gate materials the threshold voltage can be adjusted 
to achieve low leakage current. The main issue of scaling in UTB SOl will be the 
control of uniformity and thickness of the silicon layer (tsi). 
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7 
Conclusion and suggestions for future work 
This PhD research was aimed at achieving two major objectives. The first 
objective was related to the scaling of conventional MOSFETs up to the end of the 
ITRS roadmap. The findings regarding this first objective are drawn from investigations 
of five generations of ITRS transistors scaled to physical gate lengths of 35, 25, 18, 13, 
and 9 nm, based on a real 35 nm bulk MOSFET. The TCAD simulation tools are 
conventionally calibrated following the actual manufacturing process steps used by the 
device designers. Using this initial device structure as a reference, subsequent 
transistors were then carefully and methodically scaled for further investigation of 
performance and scaling limitations. 
The second main objective of this research was the statistical investigation of 
intrinsic parameter fluctuations due to discrete random dopants and LER in similarly 
scaled conventional MOSFETs. Preliminary results of the scaling of UTB SOl FETs are 
also reported. Concluding remarks of the overall findings of this PhD research and some 
suggestions for future research programmes are presented in the following sections. 
7. 1 Conclusions 
The scaling is based on the systematic calibration of the simulation tools and the 
honing of the simulation methodology with respect to the 35 nm n-channel and p-
channel prototype MOSFETs. In order to achieve a realistic device structure, full scale 
process simulation was carried out of the scaled transistors and the reference 35 nm 
MOSFETs. 
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The output of the process simulation was used in the electrical simulations of the 
corresponding devices. 
The calibration of both the n-channel and p-channel prototype MOSFETs was 
successful. The experimentally measured channel doping of the n-channel MOSFET 
was accurately reproduced by process simulation. The simulated current-voltage 
characteristics of the nand p-MOSFETs are in very good agreement with the 
experimental measurements. The agreement between the measured and the simulated 
device characteristics also validate the device structures obtained from the process 
simulation. 
The subthreshold leakage current IOff = lOOnAlJ,.lm and the reasonably high drive 
current Ion = 709J,.lAlJ,.lm for a supply voltage of Vdd = 850m V were well reproduced. 
The simulations also show that transport in the prototype device has been enhanced as a 
result of strain induced by a blanket deposition of Si3N4 used as a contact etch stopping 
layer. 
Excellent electrostatic integrity has been achieved for the scaled devices. 
However, the high channel doping needed to suppress short channel effects results in 
significant degradation of carrier mobility and device performance. This is a real 
problem when it comes to the ITRS current drive requirements, Ion, for all scaled 
devices. Indeed, Ion cannot be achieved with the anticipated Si mobility. In fact, a 
mobility enhancement up to 78% is needed in the case of the 13 nm transistor. The 
required on-current for 9 nm transistor, Ion = 2400J,.lAlJ,.lm, cannot be achieved using 
conventional MOSFETs. 
Another important issue which must be taken into consideration is the solid-
solubili.ty limit of dopants in crystalline silicon. In particular, near the end of the ITRS 
the required active doping concentration in conventional MOSFETs (maximum In 
concentration in the channel of the 9 nm conventional transistor in this work is 
approximately 4XlO191cm3) is well above the typical solid solubility limits (In -
10171cm3) for most dopants in silicon. 
IPF in decanano MOSFETs induced by the number and position of discrete 
random dopants in the channel are statistically investigated, together with the impact of 
LER. In the case of random discrete dopants, the fluctuations of all three important 
MOSFET parameters namely VT, Ion and IOff increase with decreasing transistor gate 
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length. For example, the random dopant induced ±3crVT variation for the18 nm n-
channel MOSFET is ±360mV. In the 9nm device, the ±3crVds approximately ±51OmV. 
This is highly unacceptable bearing in mind that the supply voltage for the 
corresponding technology node is expected to be Vdd -500-600m V. 
Similarly, the fluctuations in IOff and Ion increase with the decreasing gate length. 
The random dopant induced crlofffor the 18 nm n-channel MOSFET reaches 220 nAJllm, 
which is 180% more than the standard deviation in the prototype 35 nm transistor. alan 
for the 18 nm device is - 45IlAJllm. 
LER, which is rapidly becoming one of the major sources of IPF has also been 
investigated. Different values of RMS height and correlation length have been used to 
investigate the impact of the LER on MOSFET parameters. The threshold voltage 
fluctuation in the 35 nm MOSFET as a result of LER is o"Vr = 26.5m V. This increases 
significantly to aVr = 45.5mV , in the 25 nm MOSFET, an increase of 72%. The 
corresponding aloff for the same devices are 157nAJIlm and 393nAJIlm respectively. 
However, in the 35 nm or 25 nm MOSFET, random discrete dopants remain the 
dominant source of IPF. 
Scaling of ultra-thin body SOl MOSFETs has been investigated. The main issue 
of scaling in UTB SOl will be the control of uniformity and thickness of the silicon 
layer (ts;). In order to guarantee electrostatic integrity the silicon layer should be scaled 
to 3 nm, 2.5, and 2 nm in the 15 nm, 10 nm and 5 nm UTB SOl MOSFETs respectively. 
Based on the simulation results of this project, electron mobility in the scaled UTB SOl 
transistor is about 100% higher than in the corresponding scaled conventional 
MOSFETs. The good performance of these scaled SOl devices is partially due to higher 
mobility compared with the scaled conventional MOSFETs of similar technology node 
due to low channel doping. 
In conclusion, the results of this work confirm that after the 65 nm technology 
node it becomes extremely difficult to realize well-scaled conventional MOSFETs. 
Therefore, new device architectures or technological breakthroughs are necessary to 
achieve continued scaling progress. The main limitation of the scaling of transistors is 
the atomic structure of matter. A MOSFET cannot be smaller than an atom. The 
transistor post 2025 will be reaching these limitations. 
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7.2 Suggestions for future research 
Suggestions for future research stemming from this work are outlined next. 
1. Without abandoning conventional MOSFET structures, it may be possible to 
perform further investigations of scaling by introducing new materials, such as 
high K gate dielectrics. However, the properties of new generations of scaled 
transistors with high K materials are currently under scrutiny. This is a 
potentially productive research area. 
2. Carrier transport in scaled devices is another area which needs further research 
work. This includes the introduction of new materials in the channel region with 
high carrier mobility (III-IV semiconductor materials) or the application of strain 
mechanisms in order to achieve the required Ion of the future generations of 
transistors. 
3. The scalability issues of emerging device structures are the other area which 
needs further study and investigation. The scaling properties and limitations of 
non-conventional transistors, in particular UTB SOl FETs, is a challenging 
research opportunity. 
4. The thermodynamic properties of nano-CMOS transistors and their impact on 
power dissipation is a major concern which needs further research work. 
5. Comprehensive research on intrinsic parameter fluctuations in scaled devices, 
both conventional and non-conventional MOSFETs, is another area that needs 
further research. 
6. Optimization of circuit design may be the future of intensive research work. An 
understanding of the properties of circuits made from scaled nano-CMOS 
transistors will assist the optimization process. 
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Abbreviations 
(ACF) E Exponential Autocorrelation Function 
(ACF)G Gaussian Autocorrelation Function 
(CA) Mole fraction A in a compound or mixture 
CMOS Complimentary Metal Oxide Semiconductor 
DADOS Diffusion And Defects Object-oriented Simulation 
DIBL Drain Induced Barrier Lowering 
FD SOl Fully Depleted Semiconductor On Insulator 
IPF Intrinsic Parameter Fluctuations 
ITRS International Technology Roadmap for semiconductors 
LER Line Edge Roughness 
LSS Lindhard Scharff Schoitt (LSS ion stopping theory) 
L WR Line Width Roughness 
MOSFET Metal Oxide Semiconductor Field Effect Transistors 
MPU Micro Processing Unit 
PD SOl Partially Depleted Semiconductor On Insulator 
RMS Root Mean Value 
RTA Rapid Thermal Annealing 
SCE Short Channel Effect 
SOl Silicon On Insulator 
SSRC Supper Steep Retrograde Channel 
STI Shallow Trench Isolations 
TCAD Technology Computer Aided Design 
TEM Transmission Electron Microscopy 
UTB SOl Ultra Thin Body Semiconductor On Insulator 
Appendix II 
Maximum solid solubility of selected atoms in crystal silicont 
Symbol Name 
Al Aluminium 
As Arsenic 
B Boron 
C Carbon 
Co Cobalt 
Ga Germanium 
Indium * In 
Li Lithium 
N Nitrogen 
0 Oxygen 
.p phosphorus 
Sb Antimony 
Ti Titanium 
Concentration 
[atoms/cm3 ] 
2.0x1019 
1.8x1021 
1.0x102o 
3.5x1017 
1.0x1016 
3.2x1019 
8.0x1016 
7.0x1019 
_6.0x1018 
1.2-1.4x1018 
3.0x102o 
4.65x1019 
1.0x1014 
Temperature 
rC] 
1200 
1150 
1000 
1200 
1100 
1100 
1200 
850 
1066 
1200 
• By using laser annealing. maximum solid solubility of indium in crystal silicon (1.5XlO '8/cm3) might be 
achieved 
t Source: Ref: [4:30] 
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